


# Design of Cryo-CMOS Circuits

Imran Bashir ([imran.bashir@ieee.org](mailto:imran.bashir@ieee.org))

VP of Analog Engineering, Equal1 Labs Inc.

June 26<sup>th</sup>, 2025

# My Odyssey into Quantum Computing



- PhD in EE – UT-Dallas (2014)
- 20+ years in semiconductor industry
- Experience with wireless connectivity, cellular chipsets & image sensing ICs
- Work experience at TI, Nvidia (Icera), Senseker Engineering Inc., Cypress Semi
- Joined a Quantum Computing Startup Equal1 Labs in 2019
- Enrolled in Masters In Quantum Technology program at SJSU

# Part I: Silicon Spin Qubit Architecture

- Quantum Computing Full Stack
- Thermodynamics: Heat loads
- Quantum and Control & Readout Plane
- Quantum Dots, Spin Manipulation & Readout

# What does it take to build a Quantum Computer?



[npr.org/](http://npr.org/)

- Apollo11 workforce comprised of over 400,000 engineers of the following disciplines:
- Aerospace
- Electrical
- Mechanical
- Systems
- Software
- Structural
- Propulsion
- Thermal
- Materials
- Environmental


# What does it take to build a Quantum Computer?



Image via IBM Research


- Mechanical      Cryocooler, compressor, chiller, vacuum pump, pipes, Helium
- Systems/Hardware      Instrumentation, cable plant, cryogenic sensors, amplifiers
- Software      Automation, calibration, computation
- Physicist      Qubit Substrate
- ...and more recently...*
- Electrical (IC)      Cryogenic Controller IC

# Quantum Computer Stack



# Quantum Control and Readout at RT

- Main Electrical Components of a Quantum Computer
  - Quantum Processor where qubits are located
  - Classical Controller:
    - Driving circuits: Generate waveforms to induce quantum operations
    - Read out circuits: read the state of qubit using SET, RF reflectometry (drain or gate)
  - Other: Couplers, amplifiers, attenuators, circulators, resonators
- Is this the best architecture to support 1M qubits?  
What are the limits?



# A Little Detour into Thermodynamics




- Passive Heat Loads

$$\Delta P_i = \frac{\partial P_i}{\partial T_i} \Delta T_i$$

- Active Heat Loads

$$P = I^2 R$$


- Radiative Loads
  - Ignored for lower temperature stages



[2]

# Integration Strategies and Challenges


- Considering passive loads ONLY
  - $20 \mu\text{W}/13\text{nW} \sim 1538$  cables @ MXC
- *Not enough for 1M qubits*
- *Requires high density cabling*



Stage name	Temperature (K)	Cooling power (W)	Cable length (mm)
50K	35	30 (at 45 K)	200
4K	2.85	1.5 (at 4.2 K)	290
Still	$882 \times 10^{-3}$	$40 \times 10^{-3}$ (at 1.2 K)	250
CP	$82 \times 10^{-3}$	$200 \times 10^{-6}$ (at 140 mK)	170
<b>MXC</b>	$6 \times 10^{-3}$	<b><math>19 \times 10^{-6}</math> (at 20 mK)</b>	140


# Scaling of Quantum Processors with Demux

- Reduces cabling bottleneck above MXC stage (20mK)
- Efficient scaling of connections from the quantum substrate to control and readout plane
- Maintains thermal load with increasing qubit count in the Quantum Processor



# From NISQ to FTQC


- NISQ era is defined by quantum systems with fewer and noisier qubits.
- Entering the FTQC era requires
  - Building error correction as part of the system
  - Low latency between Control & Readout and QPU (100's of ns)



*q-ctrl.com, Adapted from Rigetti*


*How to design the quantum-classical interface in the FTQC era with low latency?*

(b) An algorithm in NISQ




# From NISQ to FTQC

- NISQ era is defined by quantum systems with fewer and noisier qubits.
- Entering the FTQC era requires
  - Building error correction as part of the system
  - Low latency between Control & Readout and QPU (100's of ns)




(b) An algorithm in NISQ



*How to design the quantum-classical interface in the FTQC era with low latency?*


# Control and Readout Plane at Cryogenic Temperature

- Move main functions of signal generation / detection to/from the quantum processor to 4K. Only a few clock & bias channels needed from RT electronics.
- Pros:
  - Simplified cable plant from RT to 4K
  - Seamless quantum control operation
  - Qubit substrate is located at MXC to achieve optimum quantum metrics in best technology option
  - Cryogenic controller is located at 4K → reasonable high cooling power → more TX/RX channels designed in commercial CMOS. Risk of carrier freeze out mitigated.



# Monolithic Integration of Qubits and Control Electronics

- Qubits and localized control electronics on the same die
- Pros:
  - IO bottleneck addressed with dense localized routing in process
  - Seamless control of electronics for qubit operations
  - Low parasitics → large signal bandwidths
- Challenges:
  - Qubit substrate designed in commercial CMOS technology
  - ‘Hot Qubits’
  - Heating effects (Mathieu de Kruijf arXiv:2310.11383)





# Spin Qubits

- What is it?
  - A quantum mechanical system located in a semiconductor host material in which the spin dipole of an elementary particle such as an electron or hole can be used to encode information.
- What is the process?
  - The electrons or holes are extracted from a reservoir and into a quantum dot
  - The spin dipole is initialized with an external DC magnetic field
  - The spin is manipulated using a localized AC magnetic field
  - The readout is done through a charge sensor or SET device
- *Trivia: What is spin? (Food for thought during lunch break)*

# Quantum Dots (Particle in a Box)

An elementary treatment of Quantum Dot reveals discrete energy levels and the criterion for charge confinement.



Solve 1-D Time Independent Schrodinger Eqn. over  $x$

$$-\frac{\hbar^2}{2m^*} \frac{d^2\psi}{dx^2} + U(x)\psi(x) = E\psi(x)$$

$U(x)$  = Potential Energy

$\psi(x)$  = Wave Function

$E$  = System Energy

$$E = \frac{p^2}{2m^*} \approx \frac{1}{2} k_b T$$

$$\lambda_g = \sqrt{\frac{4\pi^2 \hbar^2}{m^* k_b T}}$$

Conditions for e confinement


$$L \leq \lambda_g \text{ (De Broglie)}$$

$$T = 4K, m^* = 0.19m_e$$

$$L \leq 410nm$$

# Quantum Dots: Si MOS



- Barriers & plungers control the potential energy profile in the Si substrate
- Plungers are biased to create a ‘potential well’ or quantum dots
- Barriers are biased to isolate the wells and create interactions between electrons in those wells



[11]

# Quantum Dots: Building Blocks



- $B_x$ : barrier control, control e/h tunneling between wells
- $P_x$ : plungers, electrostatic control of electron or hole inside the well
- $J$ : exchange interaction between neighboring spins
- ESR line: AC magnetic field to create spin resonance
- ST, SRB, SLB: RF-SET device for performing measurement
- Magnet (not shown)



[12]

# Quantum Dots: Si/SiGe


- Quantum Processor substrate is a SiGe/Si Heterostructure
- Carriers are electrons
- The beveled gold colored layer is the micromagnet that creates a magnetic field gradient to control qubit Larmor frequency




[5]

# Quantum Dots: Si FinFET

- FinFET like structure in Si (as fin)
- Barrier gate 'B' wraps around Si fin
- Plunger gates 'P1' and 'P2' create wells to trap holes
- Spin is manipulated with EDSR mode
  - Microwave signal applied at the plunger gate to manipulate hole spin





[13]



# Quantum Dots: Si FD-SOI

- Manufacturing approaching 'commercial' FD-SOI foundry process
- Quantum dots formed under gates in thin undoped Si film above BOX
- Challenges in implementing barrier and plunger gates at fine pitch




■ TiN	■ PolySi	■ SiO <sub>2</sub> /HfO
■ p-Si	■ NiSi	■ Si <sub>3</sub> N <sub>4</sub>

[14]

# Engineered Process vs. Foundry Process

## Engineered Process

- CVD or Molecular Beam Epitaxy for crystal growth
- E-Beam based patterning
- Custom recipe & flexible design rules
- Fine pitch between barriers and plungers
- Integrated micro-magnets




[10,5]

## Commercial Foundry Process


- Czochralski (CZ) Method for crystal growth
- Photolithography / EUV
- Fixed recipe & design rules
- Gate pitch defined by process spec
- No integrated micro-magnets

[24]



# Charge Sensors



A charge sensor is sensitive to the number of charge carriers in the neighboring quantum dots. The curves in figure 'b' shift as a function of occupancy state in quantum dots.



[6]


# Charge Sensors

A charge sensor shows more features regarding the occupancy state in its transport current compared to a direct current measurement of the quantum dot.



Si Hetrostructure with 1 QD and 1 QPC structure (left); Measurement from QPC sensor (top/red) & QD tunnel current (bottom/blue).

[7]




Measurements on DQD with transport current (lower left) and QPC charge sensor (top and bottom right).

[8]

# Stern-Gerlach Experiment

- Performed in 1922 by Otto Stern and Walther Gerlach
- Proved quantization of *spin angular momentum  $\vec{S}$  and energy  $\hat{E}$*



$$\vec{B} = B_0 \vec{z}$$

$$\hat{E} = -\vec{\mu} \cdot \vec{B}$$

$$\vec{\mu} = -g \cdot \frac{e}{2m_e} \vec{S}$$

$$\vec{F} = \nabla(\vec{\mu} \cdot \vec{B})$$

$$\vec{S} = \hat{S}_x \hat{x} + \hat{S}_y \hat{y} + \hat{S}_z \hat{z}$$

$$S_z = \frac{\hbar}{2} \cdot \begin{pmatrix} 1 & 0 \\ 0 & -1 \end{pmatrix}$$

$\vec{B}$  Magnetic Field  
 $\mu$  Magnetic Moment  
 $g$  Gyromagnetic ratio  
 $\vec{F}$  Force causing deflection  
 $\vec{S}$  Spin angular momentum

# Quantum Dot with a DC Magnetic Field

$$\vec{B} = 0$$

$$\vec{B} = B_0 \vec{z}$$

$$\vec{B} = B_0 \vec{z}$$

$$\hat{H} = -\vec{\mu} \cdot \vec{B}$$

$$\vec{\mu} = -g \cdot \frac{e}{2m_e} \vec{S}$$

$$\vec{S} = \hat{S}_x \hat{x} + \hat{S}_y \hat{y} + \hat{S}_z \hat{z}$$


$$\hat{H} = \frac{\hbar \omega_0}{2} \cdot \begin{pmatrix} 1 & 0 \\ 0 & -1 \end{pmatrix}$$

$$\omega_0 = \frac{e \cdot B_0}{m_e}$$



$$H|\uparrow\rangle = E_+|\uparrow\rangle$$

$$H|\downarrow\rangle = E_-|\downarrow\rangle$$

$$E_+ = +\frac{\hbar \omega_0}{2}; E_- = -\frac{\hbar \omega_0}{2}$$



$$E_n = \frac{n^2 \pi^2 \hbar^2}{2m^* L^2}, n = 1, 2, 3, \dots$$




Each discrete energy level splits into  $E_+$  &  $E_-$  aka Zeeman split

# Singlet & Triplet States

- Defined by total spin angular momentum  $\vec{S}$  of two electrons/holes in a system


[31]



$$\left\{ \begin{array}{l} |11\rangle = |\uparrow\uparrow\rangle \\ |10\rangle = \frac{1}{\sqrt{2}}(|\uparrow\downarrow\rangle + |\downarrow\uparrow\rangle) \\ |1-1\rangle = |\downarrow\downarrow\rangle \end{array} \right\} s = 1 \text{ (triplet).}$$

$$\left\{ |00\rangle = \frac{1}{\sqrt{2}}(|\uparrow\downarrow\rangle - |\downarrow\uparrow\rangle) \right\} s = 0 \text{ (singlet).}$$


*A singlet-triplet state is a superior information encoding scheme for high fidelity readout.*



# Measurement Method: Spin to Charge Conv.


## Energy Selective Readout

The information is encoded in the electron spin which is detected as a change in tunneling current.



## Tunnel Rate Selective Readout

The information is encoded in the tunneling rate of the charge carrier as it travels back into the reservoir.



[10]

# Larmor Precession

$$\vec{B} = B_0 \vec{z}$$

$$\hat{H} = -\mu \cdot \vec{B}$$

$$\hat{H} = \frac{\hbar\omega_0}{2} \cdot \begin{pmatrix} 1 & 0 \\ 0 & -1 \end{pmatrix}$$

$$\omega_0 = \frac{e \cdot B_0}{m_e}$$

$$|\psi(0)\rangle = \cos\frac{\theta}{2} |\uparrow\rangle + e^{i\phi} \sin\frac{\theta}{2} |\downarrow\rangle$$

$$|\psi(t)\rangle = e^{\frac{-i\omega_0 t}{2}} \left( \cos\frac{\theta}{2} |\uparrow\rangle + e^{i(\phi+\omega_0 t)} \sin\frac{\theta}{2} |\downarrow\rangle \right)$$

$$P_{+x} = |\langle +x | \psi(t) \rangle|^2 = \frac{1}{2} \cdot [1 + \sin\theta \cos(\phi + \omega_0 t)]$$


$$E_+ = +\frac{\hbar\omega_0}{2}; E_- = -\frac{\hbar\omega_0}{2}; \omega_0 = \frac{\Delta E}{\hbar}$$

$\omega_0$  is the Larmor Frequency

Increasing  $B_0 \rightarrow$  Increasing  $\Delta E$  &  $\omega_0$

**[30]**

The trajectory of  $|\psi(t)\rangle$  on the bloch sphere is the Larmor Precession.



# Quantum Dot with an AC Magnetic Field (Rabi Oscillation)

The trajectory of  $|\psi(t)\rangle$  on the Bloch sphere due to excitation signal. The complete trajectory will also include Larmor precession (fast oscillations).

*Excitation Signal*

$$\vec{B} = B_0 \vec{z} + \boxed{B_1 \cos \omega t \vec{x}} ; B_1 \ll B_0$$

$$\hat{H} = -\mu \cdot B$$

$$\hat{H} = \frac{\hbar}{2} \cdot \begin{pmatrix} \omega_0 & \omega_1 e^{-i\omega t} \\ \omega_1 e^{i\omega t} & -\omega_0 \end{pmatrix} \leftarrow \text{Time Dependent!}$$

Using rotation frame approximation & perturbation theory

$$\hat{H} = \frac{\hbar}{2} \cdot \begin{pmatrix} -\Delta\omega & \omega_1 \\ \omega_1 & \Delta\omega \end{pmatrix} \leftarrow \text{Time Independent!}$$



$$\omega_0 = \frac{e \cdot B_0}{m_e}; \quad \omega_1 = \frac{e \cdot B_1}{m_e}; \quad \Delta\omega = \omega - \omega_0$$

$$|\psi(0)\rangle = \cos \frac{\theta}{2} |\uparrow\rangle + e^{i\phi} \sin \frac{\theta}{2} |\downarrow\rangle$$

$$|\psi(t)\rangle \approx e^{\frac{-i(\phi + \omega_0 t)}{2}} \left( \cos \left( \frac{\theta + \omega_1 t}{2} \right) |\uparrow\rangle + e^{-i(\phi + \omega_0 t)} \sin \left( \frac{\theta + \omega_1 t}{2} \right) |\downarrow\rangle \right)$$

$$P_{\downarrow} = |\langle \downarrow | \psi(t) \rangle|^2 = \frac{\omega_1^2}{\Delta\omega^2 + \omega_1^2} \sin^2 \left( \frac{\sqrt{\Delta\omega^2 + \omega_1^2}}{2} t \right) \quad \mathbf{[30]}$$


$\omega_0$  is the Larmor Frequency &  $\omega_1$  is the Rabi Frequency  
Increasing excitation amplitude  $B_1 \rightarrow$  Increasing  $\omega_1$



# Modes of Qubit Excitation

## ESR


RF current through a loop conductor generates EM field in the vicinity of the quantum while the gradient from the static magnetic field determines the qubit addressability.



[15]

## EDSR


RF voltage on gate conductor (open load) generates E field in the vicinity of the quantum while the gradient from the static magnetic field determines the qubit addressability.




[16]

# Readout Using Pauli Spin Blockade (PSB)

- Electron / holes are fermions and must obey Pauli Exclusion Principle
- PSB prevents the flow of electron/hole to/from quantum dot when neighboring dots are detuned
- This feature can be used to determine the state of the qubit using the energy selective readout or tunnel rate selective readout




[32]




# Part II: Cryogenic Behavior of CMOS Transistor

- Subthreshold Swing
- Bulk vs. FD-SOI Transistor
- Carrier Freeze Out
- The 'Kink' Effect & Impact Ionization

# The Bulk CMOS Transistor





# The Bulk CMOS Transistor




(a)

**Accumulation**



(b)


Depletion Region



(c)

Negative Ions

# Subthreshold Swing





$S$  is  $\Delta V_{GS}$  for  $I_{D2}/I_{D1} = 10$

$$I_D \sim I_0 e^{\frac{qV_{GS}}{nkT}}, \quad n = 1 + \frac{C_D}{C_{ox}}$$

$$S = n \left( \frac{kT}{q} \right) \ln(10)$$



# Subthreshold Swing



A. Beckers et al., arXiv:1811.09146, 2019.

# Carrier Freeze Out


**Lightly Doped Regions and p-SUB in the channel Freeze Out at cryogenic temperatures.**




# The 'Kink' Effect

Higher  $V_{BS} \rightarrow V_B > V_S$   
 $\rightarrow$  Lower  $V_{th} \rightarrow$  Higher  $I_{ds}$


Sudden increase in  $I_d$  at High  $V_d$



Substrate entering Freeze Out




Impact Ionization Current





# Challenges with Device Scaling


## 1959: Metal-Oxide-Semiconductor Field Effect Transistor



## Drain Induced Barrier Lowering




Sources: Dr. Xu (UCB)



Source: B. Meyerson (IBM)  
Semico Conf., January 2004


# Challenges with Device Scaling

## Random Dopant Fluctuation (RDF)



Evenly distributed dopants


$V_T = 0.78V$ , 130 dopants,  $L_{eff} = 30nm$



Unevenly distributed dopants

$V_T = 0.56V$ , 130 dopants,  $L_{eff} = 30nm$


3D simulation results on surface potential A. Asenov, TED 1998




A. Asenov, *Symp. VLSI Tech. Dig.*, p. 86, 2007

# Going from Bulk to FD-SOI



- Steps:
  1. Insert Buried Oxide (BOX) → Reduces leakage current
  2. Thin Body → Reduces leakage current
  3. Remove doping from channel (enabled by #2)
    - Reduces RDF
    - Enables “Fully Depleted Channel”



**Bulk Device**



**FD-SOI Device**




Source: J. P. Colinge, UC Davis

The fully depleted SOI transistor at 20 nm is significantly simpler than even a simplified version of the bulk CMOS transistor.


Sources: ARM Ltd

# Fully Depleted SOI Transistor



[40]

# Quantum Effects in Short Channel Devices



Dashed lines:  $V_{DS} = 10\text{ mV}$  (linear)  
 Solid lines:  $V_{DS} = 0.8\text{ V}$  (saturation)

[42]


# Part III: Cryogenic Control Electronics

- Readout Chain Architecture
- Bias DACs
- Voltage Pulsers
- RF Waveform Generation
- Quantum Control & Readout SoC




# Stability and Bandwidth Trade-off

Barkhausen Criteria




$$H = \frac{A}{1 + A\beta}$$



$$f_p = \frac{1}{2\pi R(C_n + C_f)}$$

$$f_z = \frac{1}{2\pi RC_f} \quad C_f = \sqrt{\frac{C_n + C_f}{2\pi R f_t}}$$



[34]

*With high gain (R),  $C_f$  is small. Implementation challenge.*



*The RTIA design space with high R and  $C_n$  with the goal of achieving fast readout time is somewhat limited.*

*Is there a better alternative?*




# CTIA Based Current Sensor

- Maximum bandwidth equation simpler than RTIA

$$f_{max} \approx GBW \cdot \frac{C_F}{C_F + C_p}$$




# CTIA with Multiplexing




# RF Reflectometry Based Receivers

- External components: superconducting resonator and coupler
- Qubit readout are frequency division multiplexed
- Requires large number of frequency tuned resonators in the QPU
  - Not suitable for large scale integration




- Total power of 66mW at 4K



# Voltage Pulsers




- Generate voltage pulses using charge re-distribution



Characteristic	Specification
Output channels	8
Voltage range	0V to 1V
Resolution	13 Bit
Step size	~ 122 $\mu$ V
Consumption	30 - 40 $\mu$ W


# Bias DACs

- VDAC1 and VDAC2 generates pre-charge for  $M_{pre}$  gate ( $R_{GL}$ ) and all imposers from a single reference  $V_{ref}$
- A replica pre-charge device  $MR_{pre}$  and 8-b IDAC generates  $M_{pre}$  source bias ( $R_{DL}$ )
- The digital  $\Sigma\Delta$  drives the switch capacitor network and ceases shortly before the quantum experiment



# RF Waveform Generation


- MIMO transmitter design
- Includes DPLL, Baseband DACs, VGA, Mixer, Power Amplifier



# Quantum Control & Readout SoC


- Fully integrated Quantum Processor Unit comprising a Quantum Core co-located with control + detection circuitry

- Qubits: 6 (min); 240 (max)
- Up-to 32 CDAC injectors
- Up-to 8 detectors
- High Speed Pulse Generator with 8 concurrent pulse synthesizing blocks
- Quantum Reference Bias Circuit generates all biases for the quantum structure from a single input reference
- Pattern Generator as command-and-control for all electronics in the QPU



# Quantum Control & Readout SoC

- Monolithically integrated double quantum dot with control + detection circuitry
  - Capacitive DAC for pulsing
  - TIA detector for current sensing
  - Pulse generation digital logic



# References

1. S. J. Pauka et al., "A cryogenic CMOS chip for generating control signals for multiple qubits," *Nature Electronics* 4, 64-70 (2021).
2. Krinner, S. et al. Engineering cryogenic setups for 100-qubit scale superconducting circuit systems. Arxiv: 1806.07862v1 (2018).
3. Chen, S., Cotler, J., Huang, HY. et al. The complexity of NISQ. Nat Commun 14, 6001 (2023). <https://doi.org/10.1038/s41467-023-41217-6>
4. "Flexible Quantum Error Correction with the QOP," YouTube, uploaded by QC Ware, 9 Dec 2021, <https://www.youtube.com/watch?v=iBg-uTd3jEk&t=624s>
5. Philips, S.G.J., Mądzik, M.T., Amitonov, S.V. et al. Universal control of a six-qubit quantum processor in silicon. *Nature* 609, 919–924 (2022). <https://doi.org/10.1038/s41586-022-05117-x>
6. Vigneau et al., "Probing quantum devices with radio-frequency reflectometry," arXiv:2202.10516
7. C. B. Simmons, et. al, "Single-electron quantum dot in with integrated charge sensing." Appl. Phys. Lett. 19 November 2007; 91 (21): 213103.
8. Physical review VOLUME 93, NUMBER 18, 2004
9. <https://sites.esm.psu.edu/~vfm5153/IQM/chapter1.html>
10. Hanson, Ronald, et al. "Spins in few-electron quantum dots." *Reviews of modern physics* 79.4 (2007): 1217.

# References

11. Lai, N., Lim, W., Yang, C. et al. Pauli Spin Blockade in a Highly Tunable Silicon Double Quantum Dot. *Sci Rep* 1, 110 (2011). <https://doi.org/10.1038/srep00110>
12. P. Steinacker, et. al, "Violating Bell's inequality in gate-defined quantum dots," arXiv:2407.15778
13. Camenzind, L.C., Geyer, S., Fuhrer, A. et al. A hole spin qubit in a fin field-effect transistor above 4 kelvin. *Nat Electron* 5, 178–183 (2022).
14. Gonzalez-Zalba, M.F., de Franceschi, S., Charbon, E. et al. Scaling silicon-based quantum computing using CMOS technology. *Nat Electron* 4, 872–884 (2021). <https://doi.org/10.1038/s41928-021-00681-y>
15. Zwerver, Qubits made by advanced semiconductor manufacturing arXiv:2101.12650
16. Corna, A., Bourdet, L., Maurand, R. et al. Electrically driven electron spin resonance mediated by spin–valley–orbit coupling in a silicon quantum dot. *npj Quantum Inf* 4, 6 (2018). <https://doi.org/10.1038/s41534-018-0059-1>
17. Bardin, J. C. et al. Design and Characterization of a 20-nm Bulk-CMOS Cryogenic Quantum Controller. *Solid-State Circuits* 54, 3043–3060 (2019).
18. S. J. Pauka et al., "A cryogenic CMOS chip for generating control signals for multiple qubits," *Nature Electronics* 4, 64-70 (2021).
19. Guevel, L. L. et al. A 110mK 295 $\mu$ W 28nm FDSOI CMOS quantum integrated circuit with a 2.8GHz excitation and nA current sensing of an on-chip double quantum dot. In *ISSCC*, ses. 19.2, 306–308 (2020).
20. A. Ruffino, et. al, "13.2 A Fully-Integrated 40-nm 5-6.5 GHz Cryo-CMOS System-on-Chip with I/Q Receiver and Frequency Synthesizer for Scalable Multiplexed Readout of Quantum Dots," *ISSCC 2021*, San Francisco, CA, USA, 2021, pp. 210-212.

# References

21. M. J. Gong et al., "Design Considerations for Spin Readout Amplifiers in Monolithically Integrated Semiconductor Quantum Processors," RFIC 2019, Boston, MA, USA, 2019, pp. 111-114, doi: 10.1109/RFIC.2019.8701847.
22. J. P. G. Van Dijk et al., "A Scalable Cryo-CMOS Controller for the Wideband Frequency-Multiplexed Control of Spin Qubits and Transmons," in IEEE JSSC, vol. 55, no. 11, pp. 2930-2946, Nov. 2020, doi: 10.1109/JSSC.2020.3024678.
23. H. Fuketa, et. al, "A Cryogenic CMOS Current Comparator for Spin Qubit Readout Achieving Fast Readout Time and High Current Resolution," in Symp. VLSI Technology, pp. 234–235, 2023.
24. I. Bashir et al., "A Single-Electron Injection Device for CMOS Charge Qubits Implemented in 22-nm FD-SOI," in *IEEE Solid-State Circuits Letters*, vol. 3, pp. 206-209, 2020, doi: 10.1109/LSSC.2020.3010822.
25. F. Beaudoin et al., APL 120, 264001 (2022)
26. I. Bashir et. Al, "Monolithic Integration of Quantum Resonant Tunneling Gate on a 22nm FD-SOI CMOS Process"; arXiv:2112.04586
27. I. Bashir et al., "A mixed-signal control core for a fully integrated semiconductor quantum computer system-on-chip," *Proc. of IEEE European Solid-State Circuits Conf. (ESSCIRC)*, vol. A2L-C4, pp. 14, 2019.
28. I. Bashir et al., "Bias Generation and Calibration of CMOS Charge Qubits at 3.5 Kelvin in 22-nm FDSOI," ESSCIRC 2021 - IEEE 47th European Solid State Circuits Conference (ESSCIRC), Grenoble, France, 2021, pp. 47-50, doi: 10.1109/ESSCIRC53450.2021.9567784.
29. A. Esmailian et al., "A Fully Integrated DAC for CMOS Position-Based Charge Qubits with Single-Electron Detector Loopback Testing," in *IEEE Solid-State Circuits Letters*, DOI: 10.1109/LSSC.2020.3018707.
30. McIntyre, David. *Quantum Mechanics A Paradigms Approach*. Cambridge, 2023.

# References

31. Griffiths, David. *Introduction to Quantum Mechanics*. Cambridge, 2018.
32. Amanda E. Seedhouse, et al., “Pauli Blockade in Silicon Quantum Dots with Spin-Orbit Control,” PRX Quantum 2, 010303 – Published 7 January 2021
33. Guevel, L. L. et al., “Low-power transimpedance amplifier for cryogenic integration with quantum devices,” Applied Physics Reviews 7, 041407 (2020)
34. Bhat, Akshay, “Stabilize Your Transimpedance Amplifier,” Feb 3<sup>rd</sup>, 2012, <https://pdfserv.maximintegrated.com/en/an/TUT5129.pdf>
35. B. Prabowo et al., "13.3 A 6-to-8GHz 0.17mW/Qubit Cryo-CMOS Receiver for Multiple Spin Qubit Readout in 40nm CMOS Technology," 2021 IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, 2021, pp. 212-214
36. P. Vliex et al., "Bias Voltage DAC Operating at Cryogenic Temperatures for Solid-State Qubit Applications," in IEEE Solid-State Circuits Letters, vol. 3, pp. 218-221, 2020, doi: 10.1109/LSSC.2020.3011576.
37. A. Fowler, “Surface codes: Towards practical large-scale quantum computation,” PRA 86, 032324 (2012)
38. X. Mi, “A coherent spin–photon interface in silicon.” Nature, 2018
39. Kuenne, Willmes et al. arXiv:2306.16348 (2023)
40. A. Cathelin, “Fully Depleted Silicon on Insulator Devices CMOS,” IEEE Solid State Circuits Magazine, Fall 2017.

# References

41. Guide to State-of-the-Art Electron Devices,” IEEE Press/Wiley, 2013.
42. Absar, R., Elgabra, H., Ma, D., Zhao, Y., Wei, L. (2024). Cryogenic CMOS for Quantum Computing. In: Liu, W., Han, J., Lombardi, F. (eds) Design and Applications of Emerging Computer Systems. Springer, Cham. [https://doi.org/10.1007/978-3-031-42478-6\\_22](https://doi.org/10.1007/978-3-031-42478-6_22)
43. C. Enz, Hung-Chi Han, “MOSFET Modeling with the sEKV Model for the Design of Cryo-CMOS Circuits,” WSO-7, IMS2025.
44. F. Badets, T. Meunier, “FD-SOI Platform for Quantum Computing,” WSO-5, IMS2025.