MAPS developments

Caterina Vernieri, Artur Apreysan on behalf of

C. Bakalis, M. Breidenbach, S. Breur, A. Dragone, C. Kenney, L. Rota, J Segal, M. Vassilev, C. Young (SLAC) N. Bacchetta, T. England, C. Pena, R. Lipton, F. Fahim, D. Braga, S. Xie^{*}, X. Wang (FNAL) James E. Brau (Oregon U), Loukas Gouskos (Brown U), Y. Takahashi (Florida U), S. Mazza, A. Seiden, H. Sadrozinski (UCSC), A. Tricoli, G. Giacomini (BNL), Z. Ye (LBNL), M. Spiropulu, A. Bornheim (Caltech), S. Xie^{*} (Caltech) Stanford University

HFCC December 19, 2024

NATIONAL ACCELERATOR LABORATORY





Projects at Fermilab

- Build on technologies developed for CDF/D0, CMS, EIC, etc.
 - Unique resource of strong instrumentation groups
 - Expertise in physics simulations and tracking reconstruction
- Fermilab is actively engaged in R&D on MAPS design
 - Sensor design, simulation studies, collaborations with vendors
 - Collaborative efforts with US and international universities
 - Extensive experience in characterization and testing, developments of electronics, testing infrastructure, DAQ
- Developments with **SkyWater** 90 nm process to demonstrate domestic production for future HEP experiments
- Developments with INFN on ARCADIA in 110nm: several demonstrators produced, very low-power 10 mW/cm²





SLAC Caterina Vernieri, Artur Apreysan • December 19, 2024

Fermilab i Brookhaven[®] Antional Laboratory **BERKELEY LAB** Caltech IIC SANTA CRUZ UF FLORIDA







R&D program with SkyWater for FY25

Collaboration with BNL, LBNL, UCSC, KEK

- Adapt and optimize SkyWater process to develop particle detectors
- Use thicker, higher-resistivity epitaxy with deep-well implants
- Optimize the design and geometry of AC-LGADs that will serve as the basis of the MAPS design.

determined.

• Optimize isolation of signal collection from the readout electronics.



Produce small-scale prototypes, from which the most promising architectures will be



R&D program with ARCADIA

- Sensor design and fabrication platform on LF110 is technology
 - Full-chip FDMAPS for Future Lepton Colliders and Space Instruments
 - Scalable architecture with very low-power: 10 mW/cm²
- Technology demonstrators
 - Main demonstrator (512 x 512 pixels) $25x25 \mu m^2$ pixels
 - Several other demonstrators produced: pixel and strip test structures down to 10 µm pitch, small-scale demonstrator for fast timing, etc











Characterization of ARCADIA-MD3

- Test beam at FNAL (120 GeV protons) in Summer 2024
- Excellent performance demonstrated in test-beam
 - Position resolution around 5 μ m
 - Efficiency near 100%
- Detailed measurements are now continuing with laser
- Developments of the next round of prototyping is starting now











SLAC effort



Co-design approach: close interaction between physics studies and technology R&D [4]

- - capacitance^[3]
 - \bigcirc
- ALICE ITS3 upgrade is the main driver of CERN WP1.2 efforts
 - SLAC is the only US institute involved in Engineering Runs fabrication
- Several challenges towards wafer-scale devices \rightarrow large international effort needed to address all of them
 - Large collaboration is interested in designing solutions for power distribution compatible with stitching and enabling O(ns) timing precision

[1] M. van Rijnbach et al., Radiation hardness and timing performance in MALTA monolithic pixel sensors in TowerJazz 180 nm, 2022 JINST C04034 [2] M. Munker et al., Simulations of CMOS pixel sensors with a small collection electrode, improved for a faster charge collection and increased radiation tolerance, 2019 JINST 14C05013

[3] S. Bugiel et al., Charge sensing properties of monolithic CMOS pixel sensors fabricated in a 65 nm technology, NIMA Volume 1040, 1 October 2022, 167213 [4] J. E. Brau et al., The SiD Digital ECal based on Monolithic Active Pixel Sensors, https://agenda.linearcollider.org/event/9211/sessions/5248, 2021.

Novel CMOS process for MAPS has recently become available, CERN (WP1.2 Collaboration) provides access to scientific community: TowerJazz-Panasonic (TPSCO) 65 nm CMOS imaging process with modified implants Builds on sensor optimization done for the TJ180 process^[1-2], excellent charge collection efficiency and low

Increased density for circuits: Higher spatial resolution, better timing performance at same power consumption. • Supports stitching: enable wafer-scale MAPS \rightarrow potential to greatly reduce costs of future experiments



Large area MAPS – Highlights & Next Steps

Approach:

- Focus on long-term R&D, targeting simultaneously:
 - ~ns timing resolution
 - Power consumption compatible with large area and low material budget
- Fault-tolerant circuit strategies for wafer-scale MAPS Highlights:
- 1st SLAC prototype on TJ65nm (2023) as part of a CERN WP1.2 shared run
 - NAPA_p1: NAnosecond Pixel for large Area sensors Prototype 1
- 2st SLAC prototype on TJ65nm (2024) as part of a CERN WP1.2 shared run

Next steps:

- New design combining O(ns) timing precision and low-power (2024/2025).
- **Stretch Goals:** design of a wafer-scale ASIC (2025/2026, design only) **Engagement:**
- DRD 7.6 on common issues of power distributions compatible with stitching



Layout of SLAC prototype for WP1.2 2022 shared submission on TowerSemi 65nm



Beam induced backgrounds at future HF

Same tools and methodology between ILC & FCC within Key4HEP

- ILC physics studies are based on full simulation data and some have been recently repeated for C^3 • Time distribution of hits per unit time and area on 1st layer ~ $4.4 \cdot 10^{-3}$ hits/(ns · mm²) ~ 0.03 hits/mm² /BX • CLD detailed studies @FCC show an overall occupancy of 2-3% in the vertex detector at the Z pole
- - assuming 10µs integration time

 $occupancy = hits/mm^2/BX \cdot size_{sensor} \cdot size_{cluster} \cdot safety$

$size_{sensor} =$	$25\mu m \times 25\mu m \ (pixel)$	5 (pixel)	safatu - 2
	$1mm \times 0.05mm$ (strip)	$size_{cluster} = 2.5 \ (strip)$	sajety = 5

	z	ww	ZH
Bunch spacing [ns]	30	345	1225
Max VXD occ. 1us	2.33e-3	0.81e-3	0.047e-3
Max VXD occ.10us	23.3e-3	8.12e-3	3.34e-3
Max TRK occ. 1us	3.66e-3	0.43e-3	0.12e-3
Max TRK occ.10us	36.6e-3	4.35e-3	1.88e-3

Occupancy in readout window (10µs)

<u>G. Marchiori (2023)</u> TDAQ@Annecy2024







Beam Format and Detector Design Requirements



- Very low duty cycle at LC (0.5% ILC, 0.03% C³) allows for trigger-less readout and power pulsing
 - Factor of 100 power saving for front-end analog power
 - O(1-100) ns bunch identification capabilities
- Impact of beam-induced background to be mitigated through MDI and detector design
 - Timing resolution of O(ns) can further suppress beam-backgrounds and keep occupancy low
 - O(1-10) ns for beam background rejection and/or trigger decision before reading out the detector
 - Tracking detectors need to achieve good resolution while mitigating power consumption



C³ Trains at 120Hz, 1 train 133 bunches Bunches are 5 ns apart

FCC@ZH Bunches 1 µs apart FCC@Z Bunches 20 ns apart

for trigger-less readout and power pulsing power

through MDI and detector design beam-backgrounds and keep occupancy low **or trigger decision before reading out the detector** on while mitigating power consumption





MAPS for ECal

Fine granularity allows for identification of two showers down to the mm scale of separation

- SiD detector configuration with 25x100 µm² pixel in the calorimeter at ILC
 - With no degradation of the energy resolution
- The design of the digital MAPS applied to the ECal exceeds the physics performance as specified in the ILC TDR
- The 5T magnetic field degrades the resolution by a few per cent due to the impact on the lower energy electrons and positrons in a shower
- Future planned studies include the reconstruction of showers and π^0 within jets, and their impact on jet energy resolution







Target Specs vs. State of the Art

Chip name	Technology	Pixel pitch [µm]	Pixe
Target Specification	?	25 x 100	Sq /
ALPIDE [2][3]	Tower 180 nm	28	Squ
FastPix ^{[4][5]}	Tower 180 nm	10 - 20	Hexa
DPTS ^[6]	Tower 65 nm		Squ
Cactus ^[7]	LF 150 nm	1000	Squ
MiniCactus ^[8]	LF 150 nm	1000	Squ
Monolith ^{[9][10]}	IHP SiGe 130 nm	100	Hexa

We decided to go with the Tower 65nm technology, which has been optimized by CERN WP1.2 to have low sensor capacitance allowing very good performance with low power consumption. + it has the possibility of a wafer-scale stitched sensor + it has been proven to be radiation tolerant







Summary of NAPA-p1 Performance

	Specification	Simulated NA
Time resolution	1 ns-rms	0.4 ns-rms
Spatial Resolution	7 µm	7 µm
Noise	< 30 e-rms	13 e-rms
Minimum Threshold	200 e-	~ 80 e-
Average Power density	< 20 mW/cm ²	0.1 mW/cm ² for 1% duty cucle

Acknowledgement: to CERN WP 1.2 for the excellent cooperation: NAPA-p1 uses the pixel masked developed and optimized by CERN, and was fabricated in a MLR led by CERN







Characterization of NAPA

- A custom carrier was designed at SLAC for the NAPA-p1 chip providing all analog references
- The chip was wire-bonded at SLAC
- The carrier boards connects to a digital board containing an FPGA and several DAC's



compensation



Power over fiber

New effort at SLAC targeting various experimental applications

- Power over Fiber (PoF) offers an innovative solution by delivering power through optical fibers, which are immune to electric and magnetic fields, and boast 1000X lower thermal conductivity compared to coax.
- We are developing radiation-hardened photonic links that can be used in future e+e- collider environments, where radiation levels can exceed 100 krad.
- •This approach will investigate advanced photovoltaic materials like perovskites and their potential to surpass current GaAs-based photodiodes in power-to-weight ratio and radiation tolerance.





Strategic MAPS Development: FY24 Progress and FY25 Goals

- - test-beam characterization.
 - collaboration
 - Continued support is essential to maintain US leadership. •
 - These programs require significant collaboration and effort for rigorous prototype testing.
 - Without continuity in ASIC development, the US risks falling behind Europe in MAPS technology.

• The MAPS development program leverages international collaboration and unique US national lab capabilities. In FY24, FNAL and SLAC teams achieved significant progress through design simulations, prototyping, and

Two foundries are being explored - a US based one in 110nm and TJ65nm within the CERN





MAPS on novel CMOS technologies

Blue-sky R&D on CMOS 22nm FDSOI

- •Fully-Depleted Silicon-On-Insulator process enables implementation of sensor in substrate
- Promising CMOS process with excellent mixed-signal performance
- •TCAD simulations and initial pixel design to evaluate key performance parameters:
 - Detector capacitance
 - •Charge collection time
 - •Cross-talk



3D Charge collection simulations (MIP)



Read-out current: compare three process options



Recent results with Digital Pixel Test Structures

Synergies with DPTS characterization at CERN test beam facility within ALICE Collaboration

Characterization done up to 10¹⁵ 1 MeV n_{ea} cm⁻²



Digital pixel test structures implemented in a 65 nm CMOS process <u>A Compact Front-End Circuit for a Monolithic Sensor in a 65-nm CMOS Imaging Technology</u>



Simulation Results : Jitter and Time Walk

Jitter



From theory we expect :

Time Walk

Not negligible and must be corrected (in pixel? In balcony? Offline? TBD)

