MAPS developments

Caterina Vernieri, Artur Apreysan on behalf of

C. Bakalis, M. Breidenbach, S. Breur, A. Dragone, C. Kenney, L. Rota, J Segal, M. Vassilev, C. Young (SLAC) N. Bacchetta, T. England, C. Pena, R. Lipton, F. Fahim, D. Braga, S. Xie*, X. Wang (FNAL) James E. Brau (Oregon U), Loukas Gouskos (Brown U), Y. Takahashi (Florida U), S. Mazza, A. Seiden, H. Sadrozinski (UCSC), A. Tricoli, G. Giacomini (BNL), Z. Ye (LBNL), M. Spiropulu, A. Bornheim (Caltech), S. Xie* (Caltech)

HFCC December 19, 2024

NATIONAL
ACCELERATOR
LABORATORY

Projects at Fermilab

- Build on technologies developed for CDF/D0, CMS, EIC, etc
	- Unique resource of strong instrumentation groups
	- Expertise in physics simulations and tracking reconstruction
- Fermilab is actively engaged in R&D on MAPS design
	- Sensor design, simulation studies, collaborations with vendors
	- Collaborative efforts with US and international universities
	- Extensive experience in characterization and testing, developments of electronics, testing infrastructure, DAQ
- Developments with **SkyWater** 90 nm process to demonstrate domestic production for future HEP experiments • Developments with **INFN** on ARCADIA in 110nm: several demonstrators produced, very low-power 10 mW/cm²
-

Caterina Vernieri, Artur Apreysan ・ December 19, 2024 **SLAC**

Eermilab G Brookhaven **BERKELEY LAB Caltech UC SANTA CRUZ UF FLORIDA**

R&D program with SkyWater for FY25

Collaboration with BNL, LBNL, UCSC, KEK

- Adapt and optimize SkyWater process to develop particle detectors
- Use thicker, higher-resistivity epitaxy with deep-well implants
- Optimize the design and geometry of AC-LGADs that will serve as the basis of the MAPS design.

Produce small-scale prototypes, from which the most promising architectures will be

determined.

● Optimize isolation of signal collection from the readout electronics.

R&D program with ARCADIA

- Sensor design and fabrication platform on LF110 is technology
	- Full-chip FDMAPS for Future Lepton Colliders and Space Instruments
	- Scalable architecture with very low-power: 10 mW/cm²
- Technology demonstrators
	- Main demonstrator (512 x 512 pixels) 25x25 μm² pixels
	- Several other demonstrators produced: pixel and strip test structures down to 10 µm pitch, small-scale demonstrator for fast timing, etc

Characterization of ARCADIA-MD3

- Test beam at FNAL (120 GeV protons) in Summer 2024
- Excellent performance demonstrated in test-beam
	- Position resolution around 5 μm
	- Efficiency near 100%
- Detailed measurements are now continuing with laser
- Developments of the next round of prototyping is starting now

Co-design approach: close interaction between physics studies and technology R&D [4]

SLAC effort

- Novel CMOS process for MAPS has recently become available, CERN (WP1.2 Collaboration) provides access to scientific community: TowerJazz-Panasonic (TPSCO) 65 nm CMOS imaging process with modified implants • Builds on sensor optimization done for the TJ180 process^[1-2], excellent charge collection efficiency and low
	- capacitance [3]
	- SLAC is the only US institute involved in Enginering Runs fabrication
	-
- Increased density for circuits: Higher spatial resolution, better timing performance at same power consumption. • Supports stitching: enable wafer-scale MAPS →**potential to greatly reduce costs of future experiments** • ALICE ITS3 upgrade is the main driver of CERN WP1.2 efforts
-
- Several challenges towards wafer-scale devices → large international effort needed to address all of them
	- Large collaboration is interested in designing solutions for power distribution compatible with stitching and enabling O(ns) timing precision

[1] M. van Rijnbach *et al., Radiation hardness and timing performance in MALTA monolithic pixel sensors in TowerJazz 180 nm*, 2022 *JINST* C04034 [2] M. Munker *et al., Simulations of CMOS pixel sensors with a small collection electrode, improved for a faster charge collection and increased radiation tolerance, 2019 JINST* 14C05013

[3] S. Bugiel *et al., Charge sensing properties of monolithic CMOS pixel sensors fabricated in a 65 nm technology, NIMA Volume 1040, 1 October 2022, 167213* [4] J. E. Brau et al., *The SiD Digital ECal based on Monolithic Active Pixel Sensors*, https://agenda.linearcollider.org/event/9211/sessions/5248, 2021.

- Focus on long-term R&D, targeting simultaneously:
	- ~ns timing resolution
	- Power consumption compatible with large area and low material budget
- Fault-tolerant circuit strategies for wafer-scale MAPS **Highlights:**
- 1st SLAC prototype on TJ65nm (2023) as part of a CERN WP1.2 shared run
	- NAPA_p1: NAnosecond Pixel for large Area sensors Prototype 1
- 2st SLAC prototype on TJ65nm (2024) as part of a CERN WP1.2 shared run

Large area MAPS – Highlights & Next Steps

Approach:

Next steps:

- New design combining O(ns) timing precision and low-power (2024/2025).
- **• Stretch Goals:** design of a wafer-scale ASIC (2025/2026, design only) **Engagement :**
- DRD 7.6 on common issues of power distributions compatible with stitching

Layout of SLAC prototype for WP1.2 2022 shared submission on TowerSemi 65nm

Same tools and methodology between ILC & FCC within Key4HEP

- \bullet ILC physics studies are based on full simulation data and some have been recently repeated for \mathbb{C}^3
	-
- CLD detailed studies @FCC show an overall occupancy of 2-3% in the vertex detector at the Z pole
	- assuming 10µs integration time

 $occupancy = hits/mm^2/BX \cdot size_{sensor} \cdot size_{cluster} \cdot safety$

Beam induced backgrounds at future HF

[G. Marchiori \(2023\)](https://indico.cern.ch/event/1264807/contributions/5344221/attachments/2655841/4599495/2023_05_03%20-%20Constraints%20from%20accelerators%20to%20future%20ee%20factory%20experiments.pdf) [TDAQ@Annecy2024](https://indico.cern.ch/event/1307378/timetable/?view=standard#b-541444-parallel-3-detectors)

• Time distribution of hits per unit time and area on 1st layer $\sim 4.4 \cdot 10^{-3}$ hits/(ns⋅mm²) = 0.03 hits/mm²/BX

Occupancy in readout window (10µs)

Beam Format and Detector Design Requirements

ILC Trains at 5Hz, 1 train 1312 bunches Bunches are 369 ns apart

- Very low duty cycle at LC (0.5% ILC, 0.03% C^3) allows for trigger-less readout and power pulsing
	- Factor of 100 power saving for front-end analog power
	- **• O(1-100) ns bunch identification capabilities**
- Impact of beam-induced background to be mitigated through MDI and detector design
	- Timing resolution of O(ns) can further suppress beam-backgrounds and keep occupancy low
	- **• O(1-10) ns for beam background rejection and/or trigger decision before reading out the detector**
	- Tracking detectors need to achieve good resolution while mitigating power consumption

FCC@ZH Bunches 1 µs apart **FCC@Z** Bunches 20 ns apart

C 3 Trains at 120Hz, 1 train 133 bunches Bunches are 5 ns apart

MAPS for ECal

Fine granularity allows for identification of two showers down to the mm scale of separation

- SiD detector configuration with $25x100 \mu m^2$ pixel in the calorimeter at ILC
	- With no degradation of the energy resolution
- *● The design of the digital MAPS applied to the ECal exceeds the physics performance as specified in the ILC TDR*
- The 5T magnetic field degrades the resolution by a few per cent due to the impact on the lower energy electrons and positrons in a shower
- Future planned studies include the reconstruction of showers and π^0 within jets, and their impact on jet energy resolution

Target Specs vs. State of the Art

We decided to go with the Tower 65nm technology, which has been optimized by CERN WP1.2 to have low sensor capacitance allowing very good performance with low power consumption. + it has the possibility of a wafer-scale stitched sensor $+$ it has been proven to be radiation tolerant

Summary of NAPA-p1 Performance

Acknowledgement: to CERN WP 1.2 for the excellent cooperation: NAPA-p1 uses the pixel masked developed and optimized by CERN, and was fabricated in a MLR led by CERN

Characterization of NAPA

- A custom carrier was designed at SLAC for the NAPA-p1 chip providing all analog references
- The chip was wire-bonded at SLAC
- The carrier boards connects to a digital board containing an FPGA and several DAC's

compensation

New effort at SLAC targeting various experimental applications

Power over fiber

- Power over Fiber (PoF) offers an innovative solution by delivering power through optical fibers, which are immune to electric and magnetic fields, and boast 1000X lower thermal conductivity compared to coax.
- We are developing radiation-hardened photonic links that can be used in future e+e- collider environments, where radiation levels can exceed 100 krad.
- •This approach will investigate advanced photovoltaic materials like perovskites and their potential to surpass current GaAs-based photodiodes in power-to-weight ratio and radiation tolerance.

• The MAPS development program leverages international collaboration and unique US national lab capabilities. In FY24, FNAL and SLAC teams achieved significant progress through design simulations, prototyping, and

Strategic MAPS Development: FY24 Progress and FY25 Goals

- - test-beam characterization.
		- Two foundries are being explored a US based one in 110nm and TJ65nm within the CERN collaboration
	- Continued support is essential to maintain US leadership.
	- These programs require significant collaboration and effort for rigorous prototype testing.
	- Without continuity in ASIC development, the US risks falling behind Europe in MAPS technology.

Blue-sky R&D on CMOS 22nm FDSOI

MAPS on novel CMOS technologies

compare collection simulations (MIP)
compare three process options

Read-out current:

- •Fully-Depleted Silicon-On-Insulator process enables implementation of sensor in substrate
- •Promising CMOS process with excellent mixed-signal performance
- •TCAD simulations and initial pixel design to evaluate key performance parameters:
	- •Detector capacitance
	- •Charge collection time
	- •Cross-talk

Synergies with DPTS characterization at CERN test beam facility within ALICE Collaboration

Characterization done up to 10¹⁵ 1 MeV n $cm⁻²$

Recent results with Digital Pixel Test Structures

[Digital pixel test structures implemented in a 65 nm CMOS process](https://doi.org/10.1016/j.nima.2023.168589) [A Compact Front-End Circuit for a Monolithic Sensor in a 65-nm CMOS Imaging Technology](https://ieeexplore.ieee.org/document/10196055)

Simulation Results : Jitter and Time Walk

Time Walk

Jitter

From theory we expect :

Not negligible and must be corrected (in pixel? In balcony? Offline? TBD)