



# Integration Testing of the Global Common Modules for the ATLAS Global Trigger

Tim Mathew, UO  
Michael Begel, Shaochun Tang, Eric Buschmann,  
Marcos Silva-Oliveira

US LUA Annual Meeting  
Dec 18<sup>th</sup>, 2024



# High Luminosity LHC



- ~10x the integrated luminosity
- 140-200 interactions per bunch crossing at 40 MHz

Necessitates upgrades to  
**ATLAS**

## Physics Goals


Di-Higgs  
Long-Lived Particles  
Dark Sectors  
Many More!




# High Luminosity LHC: TDAQ Upgrades

ATLAS Trigger and Data Acquisition system (TDAQ)

Global Trigger: Offline-like capability for L0 Triggers



Calorimeter cells → Multiplexers → Global Event Processors → Central Trigger Processor





# High Luminosity LHC: TDAQ Upgrades

Time-Division Multiplexing

ATLAS Trigger and Data Acquisition system (TDAQ)

Global Trigger: Offline-like capability for L0 Triggers


Calorimeter cells → Multiplexers → Global Event Processors → Central Trigger Processor




# High Luminosity LHC: TDAQ Upgrades

ATLAS Trigger and Data Acquisition system (TDAQ)

Global Trigger: Offline-like capability for L0 Triggers




Calorimeter cells → Multiplexers → Global Event Processors → Central Trigger Processor




# High Luminosity LHC: TDAQ Upgrades

ATLAS Trigger and Data Acquisition system (TDAQ)


Global Trigger: Offline-like capability for L0 Triggers



Calorimeter cells → Multiplexers → Global Event Processors →  
Central Trigger Processor




# High Luminosity LHC: TDAQ Upgrades



ATLAS Trigger and Data Acquisition system (TDAQ)

Global Trigger: Offline-like capability for L0 Triggers

Calorimeter cells → Multiplexers → Global Event Processors → Central Trigger Processor




~4  $\mu$ s effective time to process an event

Critical that this system works!



# Global Trigger: Global Common Module (GCM)




GCM: Common hardware platform for the Global Trigger FPGAs

- USA15 → power and cooling constraints
- ~60 GCM's with 2 FPGA's each
- Current version designed and tested at BNL





# GCM v3



- 2 SD slots
- Petalinux, Almalinux9
- 20 Firefly Modules 25 Gb/s
  - 2 16GB DDR4
- 3 GbE: MUX, GEP, IPMC
  - USB-C



# Testing of the GCM's

---

Currently in progress

## Production Testing

- ~60 GCM's to fabricate
- Hardware needs to be tested and cleared for use


In Preparation

## Integration Testing

- Inter-GCM communication
- Sending data across GCM's through MUX



# Production Testing




Power  
Temperature  
Connections  
Clock  
DDR4  
Optical connections  
LEDs

Reliable testing package  
loaded in Linux to run at  
startup

- Simple
- Limited dependencies
- Modular
- Clear communication and direction for production facility



# Production Testing




```
22 LTM4681,Voltage,LTM4681-1 Channel 0/1,LTM4681_1 VCCINT_A_0P7V,MUX CH0,0x40,0.7
23 LTM4681,Current,LTM4681-1 Channel 0/1,LTM4681_1 VCCINT_A_0P7V,MUX CH0,0x40,31.25
24 LTM4681,Power,LTM4681-1 Channel 0/1,LTM4681_1 VCCINT_A_0P7V,MUX CH0,0x40,21.88
25 LTM4681,Voltage,LTM4681-1 Channel 2/3,LTM4681_1 VCCINT_A_0P7V,MUX CH0,0x41,0.7
26 LTM4681,Current,LTM4681-1 Channel 2/3,LTM4681_1 VCCINT_A_0P7V,MUX CH0,0x41,31.25
27 LTM4681,Power,LTM4681-1 Channel 2/3,LTM4681_1 VCCINT_A_0P7V,MUX CH0,0x41,21.88
28 LTM4681,Voltage,LTM4681-2 Channel 0/1,LTM4681_2 VCCINT_A_0P7V,MUX CH0,0x42,0.7
29 LTM4681,Current,LTM4681-2 Channel 0/1,LTM4681_2 VCCINT_A_0P7V,MUX CH0,0x42,31.25
30 LTM4681,Power,LTM4681-2 Channel 0/1,LTM4681_2 VCCINT_A_0P7V,MUX CH0,0x42,21.88
31 LTM4681,Voltage,LTM4681-2 Channel 2/3,LTM4681_2 VCCINT_A_0P7V,MUX CH0,0x43,0.7
32 LTM4681,Current,LTM4681-2 Channel 2/3,LTM4681_2 VCCINT_A_0P7V,MUX CH0,0x43,31.25
33 LTM4681,Power,LTM4681-2 Channel 2/3,LTM4681_2 VCCINT_A_0P7V,MUX CH0,0x43,21.88
34 LTM4681,Voltage,LTM4681-3 Channel 0/1,LTM4681_3 VCCINT_GT_A_0P8V/GTAVCC_A_0P92V,MUX CH0,0x44,0.8
35 LTM4681,Current,LTM4681-3 Channel 0/1,LTM4681_3 VCCINT_GT_A_0P8V/GTAVCC_A_0P92V,MUX CH0,0x44,31.25
```



Working version of package with complete control of the board!



# Production Testing




```
22 LTM4681,Voltage,LTM4681-1 Channel 0/1,LTM4681_1 VCCINT_A_0P7V,MUX CH0,0x40,0.7
23 LTM4681,Current,LTM4681-1 Channel 0/1,LTM4681_1 VCCINT_A_0P7V,MUX CH0,0x40,31.25
24 LTM4681,Power,LTM4681-1 Channel 0/1,LTM4681_1 VCCINT_A_0P7V,MUX CH0,0x40,21.88
25 LTM4681,Voltage,LTM4681-1 Channel 2/3,LTM4681_1 VCCINT_A_0P7V,MUX CH0,0x41,0.7
26 LTM4681,Current,LTM4681-1 Channel 2/3,LTM4681_1 VCCINT_A_0P7V,MUX CH0,0x41,31.25
27 LTM4681,Power,LTM4681-1 Channel 2/3,LTM4681_1 VCCINT_A_0P7V,MUX CH0,0x41,21.88
28 LTM4681,Voltage,LTM4681-2 Channel 0/1,LTM4681_2 VCCINT_A_0P7V,MUX CH0,0x42,0.7
29 LTM4681,Current,LTM4681-2 Channel 0/1,LTM4681_2 VCCINT_A_0P7V,MUX CH0,0x42,31.25
30 LTM4681,Power,LTM4681-2 Channel 0/1,LTM4681_2 VCCINT_A_0P7V,MUX CH0,0x42,21.88
31 LTM4681,Voltage,LTM4681-2 Channel 2/3,LTM4681_2 VCCINT_A_0P7V,MUX CH0,0x43,0.7
32 LTM4681,Current,LTM4681-2 Channel 2/3,LTM4681_2 VCCINT_A_0P7V,MUX CH0,0x43,31.25
33 LTM4681,Power,LTM4681-2 Channel 2/3,LTM4681_2 VCCINT_A_0P7V,MUX CH0,0x43,21.88
34 LTM4681,Voltage,LTM4681-3 Channel 0/1,LTM4681_3 VCCINT_GT_A_0P8V/GTAVCC_A_0P92V,MUX CH0,0x44,0.8
35 LTM4681,Current,LTM4681-3 Channel 0/1,LTM4681_3 VCCINT_GT_A_0P8V/GTAVCC_A_0P92V,MUX CH0,0x44,31.25
```




Working version of package with complete control of the board!



Board passed testing




# Production Testing



Working version of package with complete control of the board!


```
22 LTM4681,Voltage,LTM4681-1 Channel 0/1,LTM4681_1 VCCINT_A_0P7V,MUX CH0,0x40,0.7
23 LTM4681,Current,LTM4681-1 Channel 0/1,LTM4681_1 VCCINT_A_0P7V,MUX CH0,0x40,31.25
24 LTM4681,Power,LTM4681-1 Channel 0/1,LTM4681_1 VCCINT_A_0P7V,MUX CH0,0x40,21.88
25 LTM4681,Voltage,LTM4681-1 Channel 2/3,LTM4681_1 VCCINT_A_0P7V,MUX CH0,0x41,0.7
26 LTM4681,Current,LTM4681-1 Channel 2/3,LTM4681_1 VCCINT_A_0P7V,MUX CH0,0x41,31.25
27 LTM4681,Power,LTM4681-1 Channel 2/3,LTM4681_1 VCCINT_A_0P7V,MUX CH0,0x41,21.88
28 LTM4681,Voltage,LTM4681-2 Channel 0/1,LTM4681_2 VCCINT_A_0P7V,MUX CH0,0x42,0.7
29 LTM4681,Current,LTM4681-2 Channel 0/1,LTM4681_2 VCCINT_A_0P7V,MUX CH0,0x42,31.25
30 LTM4681,Power,LTM4681-2 Channel 0/1,LTM4681_2 VCCINT_A_0P7V,MUX CH0,0x42,21.88
31 LTM4681,Voltage,LTM4681-2 Channel 2/3,LTM4681_2 VCCINT_A_0P7V,MUX CH0,0x43,0.7
32 LTM4681,Current,LTM4681-2 Channel 2/3,LTM4681_2 VCCINT_A_0P7V,MUX CH0,0x43,31.25
33 LTM4681,Power,LTM4681-2 Channel 2/3,LTM4681_2 VCCINT_A_0P7V,MUX CH0,0x43,21.88
34 LTM4681,Voltage,LTM4681-3 Channel 0/1,LTM4681_3 VCCINT_GT_A_0P8V/GTAVCC_A_0P92V,MUX CH0,0x44,0.8
35 LTM4681,Current,LTM4681-3 Channel 0/1,LTM4681_3 VCCINT_GT_A_0P8V/GTAVCC_A_0P92V,MUX CH0,0x44,31.25
```



Board failed testing




# Integration testing: slice test preparations





Demonstrate time multiplexing

# Integration testing: slice test preparations




## Accessing and controlling MUX and GEP: Read/write latency testing







# Integration testing: slice test preparations



Accessing and controlling MUX and GEP:  
Read/write latency testing




# Integration testing: slice test preparations



## Slow Controls/Monitoring

Power  
Temperature  
Connections  
Clock  
DDR4  
Optical connections  
LEDs



# Summary and Next Steps

To take full advantage of HL-LHC potential, need optimized trigger.

Global Trigger system is critical to ATLAS physics goals!

- GCM v3 hardware is fully functional
- We can access and control the board (hardware and firmware)
- Full production test is ready
- Slice test in the coming year



Work at BNL is super fun!



# Summary and Next Steps

To take full advantage of HL-LHC potential, need optimized trigger.

Global Trigger system is critical to ATLAS physics goals!

- GCM v3 hardware is fully functional
- We can access and control the board (hardware and firmware)
- Full production test is ready
- Slice test in the coming year




Work at BNL is super fun!



# Thanks!


## Questions?



# Backup


---

# Integration testing: slice test preparations





## Test Vectors

```
1 ;InputFileName = layer_0/file_0.coe, wrote: 2022_08_17, Eta range: (-1.52,1.52), step=0.02500000037252903,
2 memory_initialization_radix =2;
3 memory_initialization_vector =
4 1100100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
5 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
6 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
7 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
8 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
9 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
10 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
11 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
12 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
13 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
14 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
15 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
16 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
17 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
18 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
19 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
20 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
21 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
22 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
23 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
```





# GCM v3



GCM V3