
SELECTIONAL ACCELERATOR LABORATORY

SLAC TID-AIR Technology Innovation Directorate Advanced Instrumentation for Research Division

R. Herbst



Deploying ML In Hardware FPGAs & ASICs

5x5 convolution subsampling convolution	End DAQ		nd DAQ/Trigger	LSST, Fermi Lab, Jefferson Lab, LSST)
feature extraction classification Detector Region FRGA FPGA Detector Region Conv Conv Full FPGA FPGA FPGA FPGA FPGA FPGA	Front Mid DAQ Front Mid DAQ Front End DAQ Front Mid DAQ Front Mid DAQ	Mid DAQ Mid DAQ Mid DAQ Mid DAQ Mid DAQ Mid DAQ Mid DAQ Mid DAQ • First few laye of data (conve • Inter-FPGA c - Inter-firmwa • Shared hyb	ates need to event build poses rs have minimal overlap olution) onnections overlap data	 ML based algorithms for reducing and summarizing data from 2D detectors (G. Blaj): Preliminary version matches performance of 'classical' algorithms with 1-2 orders of magnitude speed up Sequence of hand-crafted filters (based on convolutional networks with optimized architectures) Bonus: each layer, each node have clear physical meaning Co-development with firmware framework and optimization (conversion to integers, pruning)
Proposed ML Framework	ML Frar	ML Framework Proof Of Concept		 Training deep learning models for data summarization, event vetoing (CE. Chang, scientists) using existing data and standard GPU training
 Xilinx tool flow is geared towards co-processor based machine learning Possible some openCl design flows allow self contained classification system Proper solution allows the deployed networks to be integrated into a layere system Working design flow for deploying neural networks in FPGA auto generated from Caffe model: Train & Test Data Sets Caffe prototxt file Caffe train and test software (GPU or FPGA accelerated) 	<pre>rmware Library SURF aclab/surf en decimal recognition) Example: ConfigArray(5 downto 0) := (> 1, strideY => 1, SizeY => 5, => 0, n => false), 2, strideY => 2, kernSizeX => 2, kernSizeY => 2), > 1, strideY => 1, SizeY => 5, => 0,</pre>		 Performance optimization and validation with existing application-specific LCLS data sets (J. Thayer, scientists): Applications: single particle imaging, diffuse scattering, protein crystallography, etc. Will enable: Real time summarization (online AMI), compression Automatic event vetoing, tuning of experiment parameters Risks: limited Existing hardware: PCI-Express based FPGAs, scalable RCE platform, natively supporting LCLS and LCLS-II DAQ Preliminary version of firmware framework for ML model 	
VHDL config record derived directly from prototxt file (python)	chanCnt => 50, rectEn => false), 3 => genCnnPoolLayer (strideX => 2, strideY => 2, kernSizeX => 2, kernSizeY => 2), 4 => genCnnFullLayer (numOutputs => 500, chanCnt => 50, rectEn => true), 5 => genCnnFullLayer (numOutputs => 10, chanCnt => 1, rectEn => false));			deployment demonstrated for single FPGAs Preliminary version of low-level algorithms demonstrated Application-specific LCLS data sets already exist
Approaches To ML In Hardware	les I o ML in Hardware Existing F		IID-AIR	ESPCI-Express Application Framework
 Four categories of approaches to ML in FPGAs * Single processing engine Systolic array, processing each layer sequentially Software based processing with FPGA coprocessor Streaming architecture One processing engine per network layer Synchronous dataflow (SDF) model for mapping CNNs to FPGAs Often involving software coordination, but not necessary Vector processor Instructions specific to accelerating the operations of convolutions Software driven processing with FPGA coprocessor Neurosynaptic processor Map digital neurons and their interconnecting weights ASIC based processing engines 	 The following frameworks are being studied to see if they can be used or serve as a guide for a SLAC framework Xilinx: FINN Open Source Xilinx Vivado HLS Binarized Neural Networks (BNNs) https://github.com/Xilinx/FINN CERN, Columbia, Fermilan, MIT, UI, etc: hls4ml Open Source Xilinx Vivado HLS Demonstrated streaming inference with small networks https://hls-fpga-machine-learning.github.io/hls4ml/ 		 ↓QSFP[0]:TX[3:0] QSFP[0]:RX[3:0] QSFP[0]:156.25MHz QSFP[0]:125MHz 156.25MHz UserClock ↓QSFP[1]:TX[3:0] QSFP[1]:RX[3:0] QSFP[1]:156.25MHz QSFP[1]:125MHz 	Partial Reconfiguration Application AXI[3:0] 128-bit 250MHz AXI AXI AXI AXI AXI AXI AXI AXI
 FPGA based solutions tend to fall into the "Streaming architecture" or "vector processor" categories 	 Imperial College London: fpgaConvNet Source Not Available Xilinx Vivado HLS <u>http://cas.ee.ic.ac.uk/people/sv1310/fpgaConvNet.html</u> 		 Also provides 	dard application interfaces which are portable between hardware platforms LCLS1 and LCLS2 timing cores along with timing/data event builder blocks version of Amazon Cloud Computing node, static support blocks with user
* arXiv:1612.07119 [cs.CV]: "FINN: A Framework for Fast, Scalable Binarized Neural Network Inference"			defined partial	I reconfiguration core
The RCE Platform		Commercial Xilinx Hardware		
 High performance platform with 9 clustered processing elements (SOC) Dual core ARM A-9 processor 1GB DDR3 memory Large FPGA fabric with numerous DSP processing elements 	Xilinx KCU1500 co-processor • XCKU115 FPGA • 2 QSFP optical module • 16GB DDR • Amazon AWS Xilinx Virtex UltraScale+ VCU	S	DR4 4GB, 2400Mbps, 64-bit with ECC JTG-PC4 Header	

Data processing daughter board with dual Zynq 7045 FPGAs 12 bi-direction HS links between each FPGA and the RTM

> Front panel Ethernet 2 x 4, 10-GE SFP+


Numerous experiments

- LSST
- Heavy Photon Search, LDMX
- DUNE 35Ton / ProtoDUNE
- ATLAS Muon
- ITK Development
- nEXO (Baseline)

On board 40G Ethernet switch with 10G to each processing FPGA Supports 15 slot full mesh backplane interconnect!

Micro USB P

- SOC platform combines stable base firmware / software with application specific cores
- HLS for C++ based algorithms & compression
- Matlab for RF processing



3/4 Length, Full Height PCIe Form Factor

PCIe Edge Connect Gen3 x16, Gen4 x8

XCVU9P-L2FSGD2104E

21 000 0000 CIM 0000 IT 1 0 00 0

Quad 16GB DDR4 DIM (64GB Total)

5, III 88 Saa 8 III

PCIe Aux Power Connector

