### 



### **4D Tracking and Related Developments at Fermilab**

Davide Braga, Troy England

4D Tracking workshop 2024, SLAC

### **Overview**

Note: 10min presentation - many of the slides are provided as reference

- Current 4D tracking detectors at Fermilab:
  - SMART Pixels (28nm, NN classifier in pixel, CMS pixel upgrade)
  - ETROC (LGAD, CMS ETL)
  - FCFD (LGAD, EIC R&D)
  - ps cryo TDCs (22nm) and cryo timing (SNSPDs)
  - 3D LGADs (SLAC, LLNL, 28nm (ROIC) + 65nm (LGAD)) Front End
- Not covered in this talk:
  - 3D IC  $\rightarrow$  key to low mass, alternative to MAPS
  - Sensor co-development (e.g. MAPS)
  - Compact per pixel ADCs (e.g. 100KSPS 10b SAR, ~30x30um in 65nm, 40uW)
  - IP block development in 28nm, asynchronous pixel readout, rad-PDK...



# Smart Pixels: In-pixel AI for on-sensor data filtering

- Al in pixel, including digital/analog/beyond CMOS
- Expanding the **Smart Pixel Collaboration** (FNAL, John Hopkins, UIC, UChicago, Northwestern, Purdue, Kansans State Uni, ORNL, Sandia)
- NSF POSE Award to support HLS4ML and make it widely available to the community (Northwestern, UIC and UIUC, Arizona State, Fermilab) An Open Source Ecosystem for Collaborative Rapid Design of Edge AI Hardware Accelerators for Integrated Data Analysis and Discovery
- Al on edge, including fully reconfigurable on eFPGA: Northwestern+Columbia+Fermilab funding for 3Y to develop design methodology for eFPGAs
- AI chiplets/custom accelerators
- Distributed AI communications across chips: photonics AI

Large collaboration and ecosystem, good candidate for a university-led initiative















Northwestern University

Fermilab





COLUMBIA University

# Phase II upgrade HL-LHC CMS



- More than 90% of this data was produced by one detector subsystem: silicon pixel detector
- Pixel detectors have the highest data rates in high energy physics ... and getting higher!
- □ In 2018, CMS saw ~40 simultaneous pp collisions
  - The High Luminosity LHC will increase this to ~200
  - 5 times improved luminosity (radiation)
  - 7 times higher interaction rate (~3Ghit/cm2)

	Currently being Installed	Beyond 2030:What we are investigating
Technology	65nm CMOS	28nm CMOS
Pixel ROIC size	50x50 μm²	25x25 μm <sup>2</sup>
Pixel Sensor size	100x25	50x12.5 μm <sup>2</sup>
Pixels	394x400 = 157.6k	788x800 = 0.63M
Detection threshold	~1000e-	~500e-
Hit rate	< 3GHz/cm <sup>2</sup>	< 3GHz/cm <sup>2</sup>
Trigger rate	1MHz	40MHz (?)
Digital buffer	12.5 μs	(?)
Readout	1-4 links @ 1.28Gbps	Photonic link @ 30-100
data rate		Gbps
Radiation tolerance	500Mrad at -15°C	1Grad at -15°C
Power	1 W /cm <sup>2</sup>	1 W /cm <sup>2</sup>

Credit: Jennet Dickinson



# Pixel detector R&D effort for "Phase III"

### **Applications**

#### HL-LHC Phase III upgrade R&D

- 28nm process node
- 4x pixel size reduction
- 2x improve threshold detection
- 40x faster sampling rate
- 1W/cm<sup>2</sup>

#### Future colliders

 <u>Smart pixels with data reduction at</u> <u>source: possible applications for linear</u> <u>e+e- colliders</u>

#### Xray sources (e.g. Ptychography)





#### CMS & Future colliders (hh, ee, uu)

#### **ROIC Implementation**

- Low power, low noise preamplifier with a leakage compensation
- A low power 40MSPS synchronous comparator architecture with autozero capability to create an in-pixel ADC
- On chip data reduction capability using AI/ML techniques



#### **Smart Pixel dataset**

- Open Access simulated dataset of silicon pixel clusters produced by charged particles (pions), where the particle kinematics are taken from fitted tracks in CMS Run 2 data.
- Morris Swartz, & Jennet Dickinson. (2024). Smart pixel dataset (Version 3) [Data set]. Zenodo. https://doi.org/10.5281/zenodo.10783560



# **Ongoing Effort for "Phase III" pixel replacement**

#### First Prototype Implementation:

- Analog frontend without ML/AI backend
- TSMC HPC+ 28nm
- Two 8x32 pixels matrices called Superpixel
- Pixel size: 25µm x 25µm
- ASIC size: 1.5mm<sup>2</sup>



#### Second Prototype Implementation:



Reprogrammable weights distributed across the matrix (highlighted in white)

- Co-Design development with analog frontend pixels tightly connected to a fully combinatorial digital classifier
  - 300uW of power for 256 pixels
  - ~1uW/pixel to ensure our goal of 1W/cm2
- Classifier allows to reject 75% of the clusters
  - Reducing power required for data transfer



# **Future R&D**

#### (1) Neuromorphic Solution

- Event-driven Front-End Architecture
- Spiking Neural Network (SNN) backend

Algorithm -> Digital -> Analog



Pulse shape encoded in spike train Ultra-fast signal processing ~ 100ps

Digital processing – power constraints Analog processing – device constraints (speed)



#### (2) Analog AI Back-End:

- Implement analog classifier counterpart for a cluster of pixels
- Develop ROIC prototypes:
  - SRAM based solution
  - Floating Gate based solution
  - Beyond CMOS ReRAM based solution



#### Fermilab ASIC Development

## **LGAD Tracking Detectors**

- Future colliders need tracking detector with 5-25 ps timing and 5-30 μm spatia resolution [11]:
  - $\rightarrow$  FCC-hh
  - → Electron-Ion Collider (EIC)
  - → Muon Collider...
- LGADs are a leading sensor candidate with 20-30ps timing resolution, but how to read them out?



Single LGAD pixel



HEP Application	Pitch Range	Time Resolution	Power	Noise - ASIC	Frame Rate	Gain
e+ e- collider	~ 1 mm	< 10 ps	~1 W/cm <sup>2</sup>	<u>n.a.</u>	Circular ~50MHz Linear 120Hz-300MHz	~10
Proton or muon collider	< 25 µm	< 10 ps	~1 W/cm <sup>2</sup>	n.a.	40 MHz	~10
BES Application	Pitch Range	Time Resolution	Full Well	Noise - ASIC	Frame Rate	Gain
Soft x-ray imaging	100 µm	<u>n.a.</u>	> 100 keV	< 1 keV	< 1 MHz	> 5
Mossbaeur Spectroscopy	100 µm	< 5 ns	>1 MeV	< 4 keV	< 1 MHz	> 5
X-ray Spectroscopy	> 100 µm	<u>n.a.</u>	< 20 keV	< 100 eV	< MHz	20
Momentum Microscope	100 µm	< 100 ps	> 30 keV	< 1 keV	1 MHz	20
FES						
LCLS Pulse Train	100 µm	< 350 ps	> 3 MeV	< 2 keV	>3 GHz burst	3-5
NIF	< 100 µm	< 20 ps	>10 MeV	< 3 keV	>50 GHz burst	~10



## **ETROC Overview**

- 16x16 pixel matrix: 1.3 x 1.3 mm<sup>2</sup>
- Measuring arrival time of LGAD signal
  - Front-end: PA + Discriminator + TDC
- L1 trigger-driven readout with zero suppression
- Flexible trigger path
- Fast waveform sampling for two pixels
- Interface of ETROC

**Fermilab** 

- 40 MHz reference clock
- I2C-based slow control
- 320 Mbps fast control
- Two serial links: each up to 1.28 Gbps
- Time resolution contribution: ~ 40 ps
- TSMC 65 nm technology, 1p9m, 1 W/chip@1.2 V

.....

BERKELEY LAB

 100 MRad TID tolerance, SEE protection for controls



### **ETROC2** architecture and testing

From Ted Liu's presentations:

https://indico.bnl.gov/event/20473/contributio ns/85273/attachments/51866/88691/ANLworkshop-ETROC.pdf



## **ETROC Front-end**



simplified diagram of ETROC pixel

- The front-end (PA + Discri. + TDC) serves to measure the TOA and TOT of the input signal [1][2]
  - ESD protection at PA input
  - Time walk is corrected with TOT
- A charge injector helps test the chip
- A 10-bit voltage DAC provides threshold voltage to the discriminator
  - threshold can be automatically calibrated in-pixel [3]



Waveform example of PA and Discri

[1] Characterization of the CMS Endcap Timing Layer readout chip prototype with charge injection
[2] A Low-Power Time-to-Digital Converter for the CMS Endcap Timing Layer (ETL) Upgrade
[3] In-pixel automatic threshold calibration for the CMS Endcap Timing Layer readout chip

#### Blue: prototyped and tested



### **ETROC Analog Front-end Performance**

The analog front-end (PA+Discriminator) taped-out in ETROC0 and tested extensively

- · Measured jitter consistent with expectation
- DAC DNL < ±0.2 LSB → meet design goal
- Irradiated to 100 Mrad TID  $\rightarrow$  no performance degradation found
- Got ~33 ps time resolution from PA waveform in test beam
- Run sensor HV at beyond breakage voltage for a long period. no performance degradation found







#### Ted Liu's presentation

#### **Bump bonded ETROC2** performance with charge injection



## The Fermilab Constant-Fraction Discriminator (FCFD)

*Images from [11]* 

- FCFDv0 is a front-end readout chip for LGADs which uses CFD to locally compensate for input signal time walk.
- The FCFD includes pulse injection (5~26 fC) which mimics LGAD signals for easy characterization.
- 65nm strip LGAD readout now being translated to 28nm for 50um pixels











### **Readout Results with FCFD**

- CryoTDC v1 achieves sensor-limited readout fidelity with FCFDv0.
- Intrinsic readout RMS noise O(5ps).

Pulse Generator Study



Time Resolution vs Injected Charge Measured with an Oscilloscope (reference) [11]

Time Resolution vs Injected Charge Digitized with CryoTDC v1

🛟 Fermilab





#### Total Pins: 22

- 6 analog inputs
- 7 digital inputs
- 3 digital outputs
- 6 power pins

#### Not Shown:

\* RO1, HALT, INCR, and STOP\_FINE are mux'd to **two** digital outputs with the select done by 4 shift register bits. \* RESET pin







# **CryoTDC v1 Jitter vs** $T_{in}$

Figure of Merit	295 K	8.5 K
Quiescent Power ( $P_{Quiescent}, \mu W$ )	109	46.6
Energy per fine ADC conversion ( $E_{fine}$ , µJ)	3.30	3.03
Ring oscillator power ( $P_{RO}$ , $\mu$ W)	193	142
Estimated channel power when operating	632	492
at 100 Msps [uW]		

- At low  $T_{in}$ , test instrument jitter dominates the measurement.
- At high  $T_{in}$ , jitter accumulation in the ring oscillator results in a linear correlation.
- Flicker noise dominates thermal noise, so cryogenic results resemble warm.







# Superconducting Nanowire Single-Particle Detectors (SNSPDs)



- Ideal inductors when superconducting
- Resistive when heated by a photon/particle

• Risetime ~Lk/(Rn+RL) ~100's ps

😤 Fermilab

FallTime ~Lk/RL ~10's ns

Motivation:

- SNSPDs are fast, and fast-timing ASICs are needed to preserve that resolution.
- Cryogenic readout designs are key to reduce heat load.

## **SNSPDs** at the **EIC**

- Electron-Ion Collider: Novel accelerator under development at BNL to probe proton mass, other challenges.
- SNSPD operation at cryo + high magnetic fields can help increase acceptance by instrumenting difficult regions of the machine.
- Radiation hardness under investigation.





Integration concept with SNSPDs, ASICs, and high-speed readout links.



## SUNROCK ASIC for SNSPD readout, biasing, and time tagging

- 22nm FDSOI for 4K operation
- 32x channels, a shared clock and readout architecture, and DC biasing for SNSPDs.
- Taped out last October. Test is currently underway, with results to be presented at CPAD.





# SUNROCK TDC Architecture

- Fine TDC design essentially identical to CryoTDC v1.
- Coarse counter is clocked by *hsclk*
- hsclk (10.0 GHz) is produced on-chip by a • novel cryogenic sampling PLL with ~10fs rms jitter.

Sub-Sampling PD

Fin -

кусо

 $\gamma$ 

**≷** RF1

CF'

CF2



🚰 Fermilab



SerDes Lane

Power [mW]

- Readout Channels . **Bias Channels**
- **Digital Power**
- **PLL Power**



# Accelerate 3D LGAD, Pixel Floorplan Decoupling Caps

- The front end uses about 40 % of the 50 µm pixel
- Top and bottom will abut with other front ends
- Inside a deep n well with n well contacts all around
- Substrate contacts on east and west sides
- Adjacent front ends will share deep n well



**Decoupling Caps** 







## Establishing Chicago 3D Chips Codesign Community C 3D C<sup>3</sup>



- CREATING A COMMUNITY and RELEVANT PARTNERSHIPS
- Create open source ADK (Assembly Design Kits) and distribute to consortium members. Membership agreement is almost ready
- Fermilab assembles MPW work with (IMEC, MUSE and others)
- Currently have a multi party NDA with more than 80 institutions for HEP chips (IMEC-TSMC-CERN-Fermilab-others)
- 1<sup>st</sup> run: Low cost same as the cost of silicon; 65 nm; several national labs and university groups have expressed interest and actively working on designs





2.6 cm