



4D Tracking workshop 2024

November 7th, 2024

4D Tracking Electronics Developments @ SLAC

Bojan Markovic - TID ID Integrated Circuits, SLAC National Accelerator Laboratory (markovic@slac.stanford.edu)
on behalf of SLAC's TID and FPD

Timing ASICs @ SLAC


Altiroc

- Field: **HEP**
- Detector: HGTD (Atlas)
- Detector Type: Hybrid
- Sensor: **LGAD**
- ASIC Technology: **0.13 μ m**
- Time Resolution: **20ps**
- Pixel size: **1.3x1.3 mm²**
- Phase: pre-production




ATLAS HGTD

- z: ± 3500 m
- 2 layers per side
- z MBTS envelope: 75 mm






- Radial extension: (a) $|i| < 4.0$ (R = 120)
- (b) $|i| > 2.4$ (R = 5)



- Field: **HEP**
- Detector: future e+e- Tracker/Cal.
- Detector Type: Monolithic
- Sensor: **MAPS**
- ASIC Technology: **65nm imaging**
- Time Resolution: ~ 1 ns / **20ps**
- Pixel size: **25x25 μ m²**
- Phase: R&D

NAPA




28nm 4D Tracking ASICs


- Field: **HEP**
- Detector: future 4D tracking
- Detector Type: Hybrid
- Sensor: **LGAD**
- ASIC Technology: **28nm**
- Time Resolution: **6.25ps**
- Pixel size: **50x50 & 100x100 μ m²**
- Phase: R&D

SparkPix-T

- Field: **Photon Science**
- Det.: Tixel (TMO @ LCLS-II)
- Detector Type: Hybrid
- Sensor: Thin Si PAD / LGAD
- ASIC Technology: **0.13 μ m**
- Time Resolution: **100ps**
- Pixel size: **100x100 μ m²**
- Phase: Final R&D \rightarrow construc.




SiPM FE



- Field: **Medicine**
- Detector: ToF PET
- Detector Type: Hybrid
- Sensor: **SiPM**
- ASIC Technology: **0.13 μ m**
- Time Resolution: **10ps**
- Channel size: **1200x250 μ m²**
- Phase: R&D

ToF LiDAR (CRADA)

- Field: **Automotive**
- Detector: digital LiDAR
- Detector Type: Monolithic
- Sensor: **SPAD**
- ASIC Technology: **0.13 μ m HV**
- Time Resolution: **500ps**
- Pixel size: **400x400 μ m²**
- Phase: products sold by Ouster



HEP

Other Fields





TJ 65nm imaging process work

NAPA: NANosecond Pixel for large Area sensors:

- Goal: achieve low-power, large-area, ultra-low-mass detector with ~ns timing
- Long term application: Trackers/ Calorimeters in future e+e- colliders
- Designed in Tower Semiconductor 65 nm imaging technology, capitalizing on the CERN WP1.2 efforts over a decade of sensor optimization

Exploring the possibility of incorporating a 20ps TDC:


- Work by Megan Zeng, Sanford University PhD. student (HEPIC summer internship)
- Design of the TDC core complete
- Oscillator test structure included in the NAPA_p2 submission




Designs in 28nm

DOE HEP Detector R&D program


v1 (submitted Jan. 2023) - wire-bonding issues



v2 (submitted Jan. 2024, received Jun. 2024) - testbench characterized



28nm TDC ASIC: 4 channels, each with 50ps and 6.25ps sections



Further efforts (Victor Turbiner, Stanford U. PhD. student):

- delay line devices for CFD implementation
- clustering algorithms

DOE Accelerate Innovations in Emerging Technologies

3D Integrated Sensing Solutions – SLAC, FNAL, LLNL




Parallel effort to the development and fabrication of LGADs on 12" wafers in partnership with Tower Semiconductor

The first LGAD readout prototype (1x3mm²) submitted in Aug., testing to start in Dec. 2024.


- Linear pixel array (39 pixels); 2 variants of 50μm and 1 variant of 100μm size pixels;
- Pixels include analog frontend and TDC for TOA and TOT;
- Sparsified readout scheme.

Next summer, we will tape-out a MPW run (5x6mm²) with 50x50 100μm and/or 100x100 50μm pixel array.




28nm TDC: Architecture

- **2D Vernier Architecture:**
 - Fast Ring Oscillator with 50ps propagation delay cells;
 - Slow Ring Oscillator with 56.25ps propagation delay cells;
- START + two STOP signal for simultaneous time-of-arrival (TOA) and time-over-threshold (TOT) measurements;
- Start-Stop1 - Coarse time resolution (TOT): 50ps;
- Start-Stop2 - Fine time resolution (TOA): $56.25\text{ps} - 50\text{ps} = 6.25\text{ps}$;
- **Sliding scale technique for improvement of conversion linearity:**
 - Both ring oscillators have programmable starting conditions via delay cell set/reset function;
 - Starting conditions randomly selected each measurement cycle and corresponding values subtracted from the conversion result;
 - Same time intervals converted with different parts/bins of the TDC conversion characteristics;
 - Sliding scale transforms the non-linearities into stochastic variable thus effectively improving the conversion linearity at the expense of worsening single-shoot precision.




28nm TDC: Characterization

TDC prototype ASIC test setup:




Characterization summary:


- Overall good performance
- Few issues that are well understood (fixed in the next iteration)
- Full system jitter is around $10 \text{ ps}_{\text{rms}}$ with the test board system (no ASIC) contributing around $6 \text{ ps}_{\text{rms}}$



50ps (TOT) TDC Output VS programmable delay:




6.25ps (TOA) TDC Output VS programmable delay:




Channel(0) - Avg. Jitter: 10.18ps
 Channel(1) - Avg. Jitter: 10.75ps
 Channel(2) - Avg. Jitter: 11.68ps
 Channel(3) - Avg. Jitter: 14.47ps

Jitter VS programmable delay:





28nm TDC: Sliding-Scale Linearity Improvement

6.25ps (TOA) TDC Output VS programmable delay:




zoom



- Achieving sub-10ps resolution in all PVT conditions requires Vernier architecture (LSB given by the difference of propagation delays) that suffers heavily from mismatch (especially true for implementations that target small pixel sizes) resulting in significant non-linearities of the TDC characteristics.
- The developed TDC implement the sliding-scale technique [1,2] for linearity improvement to mitigate the weakness of the Vernier approach.

Oscilloscope measurement (no ASIC):




[1] C. Cottini, E. Gatti, and V. Svelto, "A new method for analog to digital conversion," Nucl. Instr. Meth., vol. 24, p. 241, Aug. 1963.

[2] E. Gatti, P. F. Manfredi, and D. Marino, "Analysis and characterization of cyclic-scale compensated analog-to-digital converters," Nucl. Instrum. Methods, vol. 165, no. 2, pp. 225-230, Oct. 1979.

3D Integrated Sensing Solutions: FE ASIC


Frontend Specification	Value
Total Power Density	1 W/cm^2
Power $50 \times 50 \mu\text{m}^2$	$25 \mu\text{W}$
Time of Arrival (ToA) Jitter (ASIC)	10 ps_{rms}
Min Signal for ToA Jitter	1.3 fC
Max Signal	13 fC
Dynamic Range	10 – 20
Repetition Rate at each Pixel	100 kHz
LGAD Input Cap. Approx.	$11.52 \text{ aF}/\mu\text{m}^2$

Analog Front-End:




1st prototype submitted Aug. 2024, characterization to start Dec. 2024

	TDC metrics
Technology	28nm
Timing resolution	6.25ps (TOA) / 50ps (TOT)
Time depth	1.6ns (8bit / 5bit) 12.8ns (11bit / 8bit) easily extendable by simple addition of bits to the counter
TDC area	$26 \mu\text{m} \times 40.5 \mu\text{m}$ ($1.7 \mu\text{m} \times 13.3 \mu\text{m}$ per additional bit)
Power consumption	(average, 25ns conversion cycle / bunch crossing)
10% occupancy	$16 \mu\text{W}$ $51.1 \mu\text{W}$
1% occupancy	$2.5 \mu\text{W}$ $6.2 \mu\text{W}$



3D Integrated Sensing Solutions: FE ASIC Power



- ❑ TDC idle consumption (due to leakage): $\sim 1.2\mu\text{W}$
- ❑ TDC power consumption depends on time-interval being measured
 - For uniformly distributed time-intervals T_i the average power consumption per Hit in a 25ns measurement window is:

$$P_{\text{hit}}^{\text{av}}/T_{\text{CK}} = 500\mu\text{W}$$

- ❑ Average power consumption:

$$P_{\text{av}} = 1.2\mu\text{W} \cdot (1 - \text{Occupancy}) + P_{\text{hit}}^{\text{av}}/T_{\text{CK}} \cdot \text{Occupancy}$$

- For 10% occupancy: $\sim 51.1\mu\text{W}$
- For 1% occupancy: $\sim 6.2\mu\text{W}$

Occupancy	Power Consumption (average, 40MHz clock) [μW]							
	50 μm x 50 μm pixel				100 μm x 100 μm pixel			
	FE	TDC	*Clk three	Tot.	FE	TDC	*Clk three	Tot.
0%	11.6	1.2	1.2	14	81	1.2	2.4	84.6
1%	11.6	6.2	1.2	19	81	6.2	2.4	89.6
2%	11.6	11.2	1.2	24	81	11.2	2.4	94.6
4%	11.6	21.2	1.2	34	81	21.2	2.4	104.6
6%	11.6	31.1	1.2	43.9	81	31.1	2.4	114.5
8%	11.6	41.1	1.2	53.9	81	41.1	2.4	124.5
10%	11.6	51.1	1.2	63.9	81	51.1	2.4	134.5

*Clock distribution contribution is derived assuming hierarchical tree on a matrix of 256x256 50 μm pixels and 128x128 100 μm pixels (parasitic extracted sim.)

