IC Design Tutorial

HEPIC Summer Week

Victor Turbiner 2024





The End Goal

Look at these circuits and intuitively understand what they do



The Approach

Break circuits down into modular blocks



The Steps

- 1. Small Signal DC Analysis
 - a. The three types of building blocks
 - i. $I \rightarrow V$ and $V \rightarrow Converters$
 - ii. Impedance Transformers
 - b. How to quickly solve any circuit with no feedback loops
 - **C**. Designing circuits with building blocks
- 2. DC Biasing And Sizing Transistors
 - a. Device equations and gm/ld
 - b. How to size transistors to get a desired gm
 - **C.** Current sources
- 3. AC Analysis And Feedback
 - a. Charge-sensitive amplifiers and diode readouts
 - b. The open-loop intrinsic gain stage
 - **C**. Adding capacitive feedback
 - d. Working with multi-stage amplifiers

Small Signal DC Analysis

Three types of building blocks

The Three Types of Building Blocks



First step: $V \rightarrow I$ and $I \rightarrow V$

SLAC



7

MOSFET Small Signal Models



MOSFET Small Signal Models

We'll start with ideal transconductor



Converting between current and voltage



$$i_{out} = g_m V_{in}$$

 $V_{out} = i_{in}/g_m$



$$i_1 = g_{mn1} V_{in}$$



$$i_1 = g_{mn1} V_{in}$$





$$i_1 = g_{mn1}V_{in}$$
 $i_2 = g_{mp2}V_{out2} = g_{mp2}\frac{g_{mn1}}{g_{mp1}}V_{in}$





Understanding Impedance Transformers



Consider a generic source of voltage



$$v = v(i) \approx v_0 + \frac{\partial v}{\partial i} (v - v_0) + \dots = \alpha + \beta i$$

It takes "effort" to emit a current

The more current is taken from the voltage source, the more it struggles to maintain its voltage



It takes "effort" to emit a current

The more current is taken from the voltage source, the more it struggles to maintain its voltage



So a voltage source has some impedance

Once too much current is drawn from the voltage source, the resistor cancels it out



Similarly, it takes "effort" to maintain a voltage

The more voltage is needed, the more the source struggles to maintain it. Once too much voltage is applied, the current is controlled by the resistor, not the current source.



Sources of voltage and current are never ideal

Can we improve the "strength" of a current source?

What is a "strong" source of current?

A strong source maintains a constant current at any voltage



What is a "strong" source of current?

A weak source is unable to maintain its current at high voltages



The common gate stage provides "isolation"

The drain of the transistor can freely "wiggle" while the source remains at a fixed voltage.



25

MOSFET Small Signal Models

We'll use this model for the rest of the tutorial



The current buffer



Deriving the downwards impedance



Deriving the downwards impedance

$$i_{down} = \frac{V_t - V_s}{r_0} + g_m(-V_s)$$

$$i_{down}$$

$$i_{down} = \frac{V_t - R_D i_{down}}{r_0} - g_m R_D i_{down}$$

$$R_{down} = \frac{V_t}{i_{down}} = R_S + r_0 + g_m r_0 R_S$$
SLAC

Deriving the upwards impedance



Deriving the upwards impedance



$$i_{up} = \frac{V_t - V_d}{r_0} - g_m(-V_t)$$
$$i_{up} = \frac{V_t - i_{up}R_D}{r_0} - g_m(-V_t)$$
$$R_{up} = \frac{V_t}{i_{up}} = \frac{r_0 + R_D}{1 + g_m r_0}$$



Intuition: The transistor arrow is the low-impedance port

 $R_{down} \approx (g_m r_0) R_S \gg R_S$ **↓** R_{down} The source draws-in current with its low impedance. The drain re-emits it with high impedance. $R_{up} \approx \frac{\mathbf{1}}{q_m} \ll$ R_D R_s

Small Signal DC Analysis

How to quickly solve any circuit with no feedback loops

The key diagram



Example walkthrough





Example walkthrough






We have a current buffer





We know V_x now









$$R_{up} = r_0$$

 $R_{down} \approx 1/g_m$
 $i_{down} = -g_{m,x}V_x rac{R_{up}}{R_{up} + R_{down}}$
 $i_{down} = rac{-g_{am,x}r_{0,x}}{r_{0,x} + 1/g_{m,b3}}V_x$







Small Signal DC Analysis

Designing circuits with building blocks

The three most used building blocks



But there are more!



But there are more!



The resistor decreases the gain, but increases the bandwidth

(See feedback coming up)

The feedback transistor "boosts" the impedance of this current buffer by a factor gm*r0

$$R_{down} = R_S + r_0 + g_m R_S r_0$$

$$R_{down} = R_S + r_0 + g_m R_s r_0 \left(1 + g_m r_0 (1 + r_0 / R_I)\right)$$



DC Biasing And Sizing Transistors

Device equations and gm/ld

Back to the MOSFET I-V equation

$I_D = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} \left(V_{gs} - V_{th} \right)^2$

Key Observation

Current is linear in the width (intuitive)

$I_D = Wf\left(V_{gs}, L\right)$

Consequences: gm/ld is a constant ratio!

gm/Id only depends on how the transistor is biased! It is independent of W

$$I_D = Wf(V_{gs}, L)$$
$$g_m = \frac{\partial I_D}{\partial V_{gs}} = Wf'(V_{gs}, L)$$

$$\frac{g_m}{I_D} = h\left(V_{gs}, L\right)$$

Design Methodology

Use gm/ld to describe how a transistor is biased and operating $I_D \circ (q_m, \gamma)$

$$g_m = \frac{g_m}{I_D} I_D$$
$$W = I_D / \frac{I_D}{W}$$
$$C_{gg} = g_m / \frac{g_m}{C_{gg}}$$

$$\frac{I_D}{W} = f_{\alpha} \left(\frac{g_m}{I_D}, L\right)$$
$$\frac{g_m}{C_{gg}} = \omega_T = f_{\beta} \left(\frac{g_m}{I_D}, L\right)$$
$$V_{gs} = f_{\gamma} \left(\frac{g_m}{I_D}, L\right)$$

$gm/gds = gm^*ro \rightarrow Intrinsic Gain Plots$



in.

$fT = gm/Cgg/2pi \rightarrow Transit Frequency Plots$



$Id/W \rightarrow Current Density Plots$



Extrinsic Capacitances ratios





DC Biasing And Sizing Transistors

How to size transistors to get a desired gm

Typical situation: We want some gm



Step 1: Obtain gm/ld, L

We will cover later how their optimal values can be found from noise and bandwidth considerations.



Step 2: Given gm/ld, we can find the current density, etc



Step 3: Given the ratios, we can find transistor widths, etc



DC Biasing And Sizing Transistors

Current sources

The current sources simply set the desired amount of gm



Intermission

Our first design exercise

Generic 180nm PDK / 1.8V Supply No Deep N-Wells: MOSFET body connected to GND/VDD

Task: Designing An Open Loop Intrinsic Amplifier

Part 1: Intrinsic Gain Stage

- Id< 5uA
- CL=250fF
- Vout = 0.9V at DC (see next slide)
- Goals:
 - Gain-Bandwidth Product: >16MHz
 - Maximize Gain



Methodology:

- 1. By hand: derive gain in terms of gm, gds then derive the expression of the pole and the GBW product
- 2. Calculate gm to obtain needed GBW
- 3. Pick an appropriate gm/gds and L to achieve desired gain.
- 4. Given gm/gds and L, we've fixed gm/Id, fT and Id/W.
- 5. Using Id/W, find the needed W
- 6. Run a simulation

Sample Intrinsic Gain Stage Implementation

Note: The auxiliary circuit is an ideal op-amp connected to a lowpass filter. The lowpass filter only lets the DC signal through. The op-amp biases the nMOS such that VOUT = 0.9V in DC



Task: Designing An Open Loop Amplifier

Part 2: Cascoded Stage

- Id< 5uA
- CL=250fF
- Vout = 0.9V at DC (see previous slide)
- Goals:
 - Gain-Bandwidth Product: >16MHz
 - Maximize Gain

Methodology:

- 1. Simply add a cascode with the same dimensions of the input transistor
- 2. Derive the equations
- 3. See what maximum gain can be achieved
- 4. Run a simulation. You may need to try different voltages for V_c





AC Analysis And Feedback

Charge-sensitive amplifiers and diode readouts
What have we been working towards?



What have we been working towards?



How does a particle sensor look like?



The full Charge-Sensitive Amplifier (CSA) system



Ideal CSA with $A = \infty$



Note: How much gain is good enough?

For a CSA, the DC loop gain is typically set by C_{in} . We have a current divider between C_{in} and C_F . While we want all current to go into C_F , some of it will go into C_{in} . The amplifier "multiplies" the value of C_F , to get $A^*C_F >> C_{in}$ C_F



We are ready to give the full CSA specs

- Diode Input Capacitance: 100fF
- Max processing time 7us \rightarrow Settling time at ϵ_d =0.01% <100ns \rightarrow Bandwidth > 15MHz
- Max signal 25fC, Max output swing of $1V \rightarrow Gain 40mV/fC$
- Static Error: $\varepsilon_s < 0.1\%$
- Input-Referred Noise: <150e-
- Use minimum current consumption (max 12uA)

Dynamic Error: At what fraction of the final output do we consider the input fully settled?

 $= \frac{\ln(1/\epsilon_d)}{2\pi t_S}$ f_{3dB}



 $\frac{L(0)}{+I(0)}$

AC Analysis And Feedback

The open-loop intrinsic gain stage

The open-loop intrinsic gain stage



AC Analysis And Feedback

Adding capacitive feedback

Single-stage CSA



Single-stage CSA: Ideal Gain



Single-stage CSA: The key formula

$$v_{out} \approx v_{out,g_m} = \infty \frac{L(s)}{1 + L(s)} = \frac{i_{in}}{sC_F} \frac{L(s)}{1 + L(s)}$$



Single-stage CSA: Loop gain





Single-stage CSA: The key formula

$$v_{out} \approx v_{out,g_m} = \infty \frac{L(s)}{1 + L(s)} = \frac{i_{in}}{sC_F} \frac{L(s)}{1 + L(s)}$$



Single-stage CSA: The key formula



Bandwidth of the closed-loop system is the bandwidth of the open-loop gain times the DC gain of the open-loop. (For single-pole amplifier)

Single-stage CSA



AC Analysis And Feedback

Working with multi-stage amplifiers

Single-stage CSA



The same formula hold for multiple stages



How to estimate the closed loop bandwidth

Review of single-pole feedback

For a single pole system, we had:
$$L(s) = \frac{L_0}{1 + s/\omega_L} \quad \frac{L(s)}{1 + L(s)} = \frac{L_0}{1 + L_0} \frac{1}{1 + \frac{s}{(1 + L_0)\omega_L}}$$
$$\omega_{3dB, closed\ loop} = (1 + L_0)\omega_L$$
$$We \ \text{note:}\ |L(\omega_u)| = 1 \quad \text{For:} \quad \omega_u \approx \omega_L L_0$$

Thus:
$$\omega_{3dB,closed\ loop}pprox\omega_{unity\ gain,open\ loop}$$

How to estimate the closed loop bandwidth

A general approach

For ANY type of feedback system, we may write:

$$|L(\omega_u)| = 1$$

$\omega_{3dB,closed\ loop} \approx \omega_{unity\ gain,open\ loop}$

It's pretty accurate! See comparison table assuming two-pole system with different Qs:

Q = 0.4	
DC Open-Loop Gain L_0	Ratio ω_{3dB}/ω_u
10	1.6312
100	1.5595
1000	1.5576
10000	1.5556
100000	1.5549

Q = 1	
DC Open-Loop Gain L_0	Ratio ω_{3dB}/ω_{u}
10	1.5666
100	1.5539
1000	1.5569
10000	1.5556
100000	1.5549

Task: Designing intrinsic CSA Amplifier

Part 3: Intrinsic Gain Stage with feedback

- Id< 12uA
- Cs=100fF
- CL=250fF
- Max signal 25fC / Max signal output swing 1V
 - Cf = 25fC/1V
- Size Cgs=0.1(Cf+Cs)
- Goals:
 - Gain-Bandwidth Product: >16MHz
 - Maximize Gain
 - Determine what is the minimum static error you can reach

Methodology:

- 1. By hand: derive Loop gain in terms of gm, gds then derive the expression of the pole and the GBW product
- 2. Calculate the minimum gm then pick a value of gm/ld compatible with power constraints.
- 3. Pick an appropriate L to achieve maximum gain.
- 4. Given gm/Id and L, we've fixed, fT and Id/W.
- 5. Using Id/W, find the needed W.
- 6. Run a simulation (check stability)





SLAC

Sample Implementation

Feedback resistor used to set DC bias only



Task: Designing a CSA Amplifier (ideal load)

Part 4: Cascoded Stage

- Id< 12uA
- Cs=100fF
- CL=250fF
- Max signal 25fC / Max signal output swing 1V
 - Cf = 25fC/1V
- Size Cgs=0.1(Cf+Cs)
- Goals:
 - Gain-Bandwidth Product: >16MHz
 - Determine what is the minimum static error you can reach

Methodology:

- Simply add a cascode with the same dimensions of the input transistor
- Derive the equations
- Run a simulation (check stability)



Task: Designing a CSA Amplifier (active load)

Part 5: Cascoded Stage

- Id< 12uA
- Cs=100fF
- CL=250fF
- Max signal 25fC / Max signal output swing 1V
 - Cf = 25fC/1V
- Size Cgs=0.1(Cf+Cs)
- Goals:
 - Gain-Bandwidth Product: >16MHz
 - Verify that the Static error below is below 0.1%

Methodology:

SLAC

- Simply add two cascode pmos (for simplicity use the same sizes of the nmos branch and mirror the current in them.
- Derive the equation for the closed loop gain
- Run a simulation (check stability)



Task: Designing a CSA + Shaper

Part 6: CSA+Shaper

- 1. What Shaper time constant do we need to reach an ENC < 150e-?
- 2. Does the waveform return to 0 within 7us?

Methodology:

- **3**. Use the ideal shaper.
- 4. Plot the total output noise r.m.s.
- 5. Calculate the ENC
- 6. Vary the shaper time constant until ENC <150e-



BOLD PEOPLE VISIONARY SCIENCE REAL IMPACT BOLD PEOPLE VISIONARY SCIENCE REAL IMPACT

Bonus/Extra

Feedback Noise



AC Analysis And Feedback

Noise from the first transistor

Refer All Transistor Noise To Amplifier Input



Refer All Transistor Noise To Amplifier Input



Noise Feedback (For simplicity treat as single pole)



BOLD PEOPLE VISIONARY SCIENCE REAL IMPACT BOLD PEOPLE VISIONARY SCIENCE REAL IMPACT

Hand Exercises

Derive The DC Gain in terms of g_{m1} , g_{gds1} , g_{m2} etc

Do NOT use KVL/KCL. Only the previous impedance formulas and current dividers





No body effect



Derive the transimpedance of the degenerated common source

Reminder: A current source acts ideally when it is at OV, so have i_{out} come from ground.



Finale: Find DC gain without KVL/KCL

Assume all transistors have same gm and r0. Use only the impedance formulas found in the slides. The value for R_{up} for a "super" common gate stage is provided



Methodology:

- 1. Find the equivalent impedances R_{down} using the common gate formulas from the handout.
- 2. Find the equivalent impedance R_{up} using the "super" common gate formulas from the handout.
- 3. The current injected by the input transistor into the node V_x is given by the formula derived in the previous exercise.
- 4. Part of this injected current will flow down, and part of it will flow up into the output load. The ratio of how much current will flow up is given by the current divider ratio of R_{down} and R_{up}.
Formulas



The 3dB frequency occurs when $v_{out}(\omega_{3dB}) = v_{out}(\omega=0)/\sqrt{2}$

For a one pole system, the pole is the 3dB frequency. For a two pole system, we can approximate the 3dB frequency by the lowest frequency pole.

