



28nm CMOS 4D Pixel detector readout chip RDC4 - 16.10.23

T. Heim, M. Garcia-Sciveres, C. Grace, A. Krieger, Z. Zhang – LBNL





Motivation BERKELEY

- ATLAS ITk Pixel inner system designed for half of the original HL-LHC run time → planned to be replaced half-way through HL-LHC era
- Final opportunity for more than a decade to test and operate a real 4D tracker in the flesh, but have to set achievable specs
 - Maintain current ITk specs:
 - 50um by 50um pixel pitch
 - Analog front-end: <100e noise, <1000e threshold, <5uW, 30um x 30um
 - Add:
 - ~50ps timing resolution (AFE, TDC, readout logic) (3D sensor technology)
- 65nm technology fully exploited with current needs (>90% routing density in ITkPix pixel)
- Any additional logic requires miniaturization \rightarrow 28nm CMOS
 - LBNL has started effort in 28nm CMOS chip design with focus on analog



Pebbles & Metarock

- Submitted two 28nm mini-ASICS: C
 - **Pebbles:** implements Big-Rock AFE with on-chip test bench (received Oct 2022)
 - Metarock: improved Big-Rock AFE with realistic \bullet TDC (currently being manufactures)
- Big-Rock AFE: 10x30um2, 4uW, <100e noise, ~50ps timing @ 50fF detector capacitance
- Pixel TDC: 15x15um2, 1-2uW average, 40MHz clock



Also aiming to test 28nm for operation at cryogenic conditions, Pebbles includes cryo-suitable reference voltage circuits, Metarock includes single transistor test circuits.



rrrrr



