### 



### Scalable SNSPD Cryogenic Readout

Jeff Fredenburg, Adam Quinn, Xiaoran Wang, Hongzhi Sun, Troy England, Davide Braga

Coordinating Panel for Advanced Detectors (CPAD) Workshop - November 2023

#### DOE Microelectronics Codesign: "Hybrid Cryogenic Detector Architectures for Sensing and Edge Computing enabled by new Fabrication Processes" (HYDRA)

Two complementary cryogenic state-of-the-art single-photon and particle detectors:

- the Skipper CCD-in-CMOS silicon detector (Skipper CCD-in-CMOS CPAD Talk)
- a hybrid detector platform based on superconducting nanowires

Development and co-design of:

- advanced fabrication and integration techniques
- novel optimized hybrid readout architectures
- cryo-ASICs and cryotron-based superconducting electronics for integrated sensing and data reduction at source, through feature extraction and edge computing.

















SUNROCK - CPAD 2023

## PDK-compatible 4K models for 22nm FDSOI

# **SYNOPSYS**<sup>®</sup>

**Fermilab** is working with **Synopsys** to develop PDK-compatible (BSIM-IMG) isothermal models at 4K with **Mystic** (advanced **compact model** parameter extraction tool for **SPICE** models)

- Currently working on thin and thick oxide cmos
- HV devices next







## **Superconducting Nanowires Detectors**

#### As PHOTON DETECTORS:

- Highest performing detectors available for time-correlated single photon counting from the deep UV to the mid-infrared
- Demonstrated detection efficiencies as high as 98% at 1550 nm
- Timing jitter below 3 ps
- Effectively zero dark count rates
- Intrinsic photon number resolution
- Maximum count rates exceeding 1 Gcps in arrays

#### As PARTICI E DETECTORS:

- Can have high segmentation (~10um "pixels")
- Can be truly edgeless detector (important for beam monitoring)
- Operation in high magnetic field (5T)
- Radiation hardness to be investigated at Fermilab test beam facility

Exploited for photon detection (classical and quantum optics and communication)



Unique capabilities for farforward detectors that operate close to the beam (high T, high radiation, high segmentation)

#### W.Armstrong and S.Lee CPAD talk

Novel Applications of Superconducting Nanowire Detectors in Nuclear Physics



### SNSPD + nanocryotron + cryoASIC detector

Heterogeneous architecture based on the co-design of:

- SNSPD sensor (ANL) 1.
- edge nanocryotron-based superconducting electronics (MIT)
- cryoCMOS ASIC (FNAL) 3.
- Cryogenic interposer and scalable interconnect scheme (JPL)
- PDK-compatible cryogenic models (FNAL, Synopsys, EPFL) 5.

Nanowire cryotron (nTron) circuit architectures are used to interface superconducting circuits with cryogenic CMOS and perform counting, shifting, and standard logic functions for edge processing.

The cryoCMOS ASIC provides timestamping and complex signal processing and readout

Goal: scalable, large count detector with edge computing and integrated sensing

The goal of the first ASIC prototype is to provide a versatile and highperformance cryogenic readout solution ahead of a second optimized version.









### **SUNROCK**

### (Superconducting Nanowire Readout Chip - v1)

- 32 channels, each including amplification + biasing • + termination + discriminator + fast time tagging
- Suitable for both SNSPD (internal gain) or nanocryotron (external gain) readout
- High performance on-chip PLL
- Additional DAC biasing channels for global biasing ۲
- 22nm CMOS, operation at 4K
- Tape out in Dec 2024, chips expected from ٠ fabrication in March 2024



nta n<3>

ata\_p<2>

ata m<2:

ata\_p<1>

ata m<1>

ata\_p<Ø>

ata m<0:

## **Readout and Biasing**

Programable load
resistor (In progress)



- Programmable current DAC to bias sensors
- Clocked bias current (In progress)
- Signal Amplification from 1mV pulse to Rail-Rail signal
- TDC measurement





### **Readout and Biasing Specs**

Name		Target		Actual		Comment
Channel Input Resistance	max	1000	Ω	-	Ω	Programmable input resistance for each channel.
	min	50	Ω	-	Ω	
Channel Output Current	max	100.0	uA	100.0	uA	Programmable output current for each channel. The LSB tracks reference current, so min/max/lsb can be scaled with the alternative reference values:
Magnitude	min	10.0	uA	10.0	uA	
	lsb	1.0	uA	1.0	uA	
	dnl	0.1		0.1		250nA, 500nA, 1uA, 2uA, etc.
Channel Timing Error	rms	~15.0	ps	-	ps	Total RMS timing error.
Amplification Jitter	rms	10.00	ps	-	ps	Timing error from the amplification.
TDC Accuracy	lsb	5.00	ps	-	ps	Timing error from the TDC measurement.
High-Speed Clock Distribution	rms	5.00	ps	-	ps	Timing error from the TDC measurement.



## "DILVERT" TDC test structure (Nov 2021)



Speed is tuned by FDSOI back-gate biasing

• Low complexity, small footprint, no noise contribution from bias circuits 6 separate tuning voltages:

- · Fine TDC fast chain, slow chain, and coarse TDC ring oscillator
- Tune NMOS and PMOS separately.
- Both 0~2V w.r.t VSS
- ~300  $\mu$ W at 100MHz (power scales roughly linearly with rate)



## **Updated TDC**

- Delay line uses both PMOS and NMOS backgate bias voltages to control delay. (A common bias is shared across all channels)
- When an event is detected (Comparator output), the delay line is triggered, a sample signal is sent to the aggregator to sample the high speed clock index.
- When delay line is done, the circuit will self reset and prepare for next measurement.
- Logic is implement using digital flow.
  - Delay line is hand placed custom digital
  - Delay line sample flops are hand placed custom digital
  - Delay done signal is hand placed custom digital to leverage useful skew
  - Retiming registers on delay done allow for multicycle path through combinational therm-to-bin decoder.
  - 1.0GHz clock leverages inferred clock gating wherever possible.



i\_hsclk



### **Architecture**

- Readout channels perform timing measurements on input event.
- Bias Channels provide extra current biasing capabilities.
- TDC Aggregator receives channel TDC measurements and generates counter index.
- Readout subsystem streams the channel data into the serial output.
- The programming interface provides access to the control and status registers (~5 kb memory)
- The PLL provides a high quality 1.0 GHz clock. (PLL operates at 10.0 GHz)
- Clock Controller muxes system clock between PLL output and the reference clock. Also provides programmable binary divider for debug/test.





## **Readout Subsystem - Sequencer**

- FSM organizes the output serial data stream.
- The FSM first initializes the preamble generator to build the preamble and mux it directly to the serializer.
- Next the FSM cycles between the Header and Channel Generators to produce the channel packet information.
- The channel priority logic is embedded in the FSM so that it can simultaneously control both the output and channel selection muxes.
- Generator outputs are loaded into multistage FIFOs and ready/valid handshakes are used to both transition states and packetize data for serializer





### **Serial Output**

- Readout subsystem provides two data streaming formats
  - Fixed Priority
  - Dynamic Priority
- Programmable preamble duration
- Programmable packet header information
- Programmable channel data information

(a) Preamble Packet 0 Packet 1 (b) Header Channel N-1 Channel 1 Channel 0 (c) 8b 2b 2b Priority Frame Channel Enables Mode Config

(d)	2b	2b	8b	4b	16b
	Start	Parity	Channel Status	Address	Data

\*\* Reconfigurable Fields in Gray

Fixed Priority Serial Format

Dynamic Priority Serial Format



\*\* Reconfigurable Fields in Gray



## **Summary and Outlook**

SUNROCK will provide our collaborators with a first multichannel cryogenic readout solution with time-tagging for SNSPD readout.

The next version will focus on substantial power reduction through:

- Data-driven readout
- Efficient serializers and transmitters
- **Optimized cryomodels**

Given the rapid adoption of SNSPDs, other programs and applications can benefit and adopt a cryogenic readout ASIC

See C.Pena CPAD talk:

Towards Low Energy Threshold and Large Area Superconducting Nanowire Single Photon Detectors for HEP Science

#### Power [mW]



- Readout Channels
- **Bias Channels**
- **Digital Power**
- **PII** Power

- SerDes Lane

