Exploration of Resource-Efficient ML Models Targeting eFPGAs

¹Jyothisraj Johnson, ²Billy Boxer, ¹Tarun Prakash, ¹Carl Grace, ¹Peter Sorensen, ²Mani Tripathi

[1] Lawrence Berkeley National Laboratory, Berkeley, CA

[2] Department of Physics and Astronomy, University of California-Davis, Davis, CA







The hls4ml (Conifer) Pipeline

The eFPGA pipeline mixes considerations involved for (std cell based) ASIC and commercial FPGA targets

High level synthesis (HLS) requires knowledge of target for better results

For eFPGAs, this depends on the framework capabilities → what's included?





The hls4ml (Conifer) Pipeline

The eFPGA pipeline mixes considerations involved for (std cell based) ASIC and commercial FPGA targets

High level synthesis (HLS) requires knowledge of target for better results

For eFPGAs, this depends on the framework capabilities → what's included?



Embedded FPGAs as the Target

- eFPGAs are IP cores → integrated as part of an overall ASIC design
 - commercially available technology but expensive
 - open-source frameworks also exist now (OpenFGPA, FABulous)
- These cores can be reprogrammed as needed, unlike ASIC implementations of machine learning (ML) models
 - update weights/biases/thresholds of ML
 models AND make changes to the architecture
 - design core for expected range of changes to model architecture/type



(a) eFPGA_caravel_sky130 (384xLUTs, 6xDSPs, 12xRegFiles 6x1Kb BBRAMs with custom cells)

https://fabulous.readthedocs.io/ en/latest/gallery/index.html



Embedded FPGAs as the Target

- Technology node, design area limitations (cost) determine possible size/complexity of ML models
 - maximum routing density, metal stack options
 - \rightarrow total block area taken up by eFPGA
 - availability and capabilities of resources
 → open source framework capabilities
 - maximum clk speeds achievable
- Need to focus on ML model's resource utilization as part of training
 - types and quantities of each resource



(a) eFPGA_caravel_sky130 (384xLUTs, 6xDSPs, 12xRegFiles 6x1Kb BBRAMs with custom cells)

https://fabulous.readthedocs.io/ en/latest/gallery/index.html



(b) eFPGA_RISCV_sky130 2xRISC-V with eFPGA (320xLUTs, 10xDSPs)

Neutron/Gamma Classification as a Case Study

The emission spectra from a scintillator can be dependent on the type of interacting particle. Therefore, the resultant electronic pulse output by an optical sensor has characteristics (timing and intensity) dependent on the particle type. This allows for the identification of particles using pulse shape discrimination (PSD).



Exploration of Resource-Efficient ML Models Targeting eFPGAs

11/08/2023

Why Use an eFPGA?

- Neutron/gamma classification is a requirement for applications such as (associated particle imaging; API) neutron radiography and segmented neutron scatter cameras
 - classification capability required on a channel level
 - portability and (remote) battery-operation is highly desired/required
 - eventual goal: O(100s) O(1000s) of SiPMs that need to be individually read out for pixelated system designs at O(1MHz) event rates per channel
- For any given interaction event, not all channels are expected to receive energy depositions
 - shift classification from channel level to chip level
 - a pipelined ML model implementation is an attractive means to accomplish this
- eFPGAs are also potentially applicable to other detector systems such as hybrid scintillation/cherenkov detection schemes (i.e. THEIA)

The Expected Signal Chain

- Much like with standard cell ASIC implementations of a ML model, we can integrate more of the full signal chain on a single chip
- Include a waveform digitizer and then a DSP block to calculate the input features
 - Thus, fold in digitizer resolution and sampling rate as part of ML model specification
 - Instead of just specifying input word num_int and fractional bits as with an FPGA co-processing kernel application
 - Translation from raw ADC counts to fixed point representation w/ input feature calculation





The Training Data, Test Bed, and Input Features

- Training data for study acquired with simple testbed
- Start with the basic ML architectures: BDTs and fc-NNs
 - use commercial FPGA as initial stand-in during parallel development work on eFPGA ML implementation

Bench-top Powe

Supply



 5 input features selected from importance study

https://arxiv.org/abs/2209.13979

Understanding Waveform Digitizer Reqs: Sampling Frequency



11/08/2023

Exploration of Resource-Efficient ML Models Targeting eFPGAs

10

Understanding Waveform Digitizer Reqs: ADC Resolution



11/08/2023

Exploration of Resource-Efficient ML Models Targeting eFPGAs

11

Resource-aware BDT Implementations

- Long list of configurable parameters but two main XGBoost BDT hyperparameters that contribute to resource usage: $r = k_0 \cdot n_e + k_1 \cdot n_e \cdot 2^d$
 - depth of each tree (max_depth; d)
 - max_depth was set to 3
 - number of boosting rounds (num_rounds; n_e)
- Input feature values are specified in fixed point format (num. integer bits and num. fractional bits)
 - \circ $\,$ We set this indirectly by specifying the bit-resolution of the waveform digitizer
- Taking into account sampling rate as well \rightarrow 3-dimensional parameter space
- BDTs do not require BRAM or DSP resources, only FFs and LUTs
 - Unlike fc-NNs

https://arxiv.org/pdf/2002.02534.pdf

Resource-aware BDT Implementations

num_boosting_rounds=120





Resource-aware fc-NN Implementations

Hyper- parameter	Selection	Impact?	Tested?
Kernel initializer	Gaussian distribution (mu =0, sigma =1)	X / V	×
Optimiser	Nadam a combination of the Nesterov Accelerated Gradient and Adam optimization	×/ ✓	×
Activation	Tanh and sigmoid produce		×
	(0, 1), respectively. Commonly used for binary classification.		
Loss function	Mean squared error (suitable for a regression task)	×	×
No. Hidden Layers	1 and 2	\checkmark	\checkmark
Nodes	Input fixed to 5, hidden combinations of [8, 16, 32], output to 1	\checkmark	\checkmark
Quantisation & pruning	Quantised to 6 bits, pruning done to 50% or 80% at frequency of 100	\checkmark	\checkmark
Epochs	120, selected best based on loss function	×/ 🗸	×

11/08/2023

Resource-aware NN Implementations (HLS Estimates)

BRAMs



FFs



LUTs









Picking a ML Model for First eFPGA Tapeout

- Because of the need for BRAM and DSPs in fc-NNs, we anticipate targeting BDT models for first test chip
 - final decision after merging our current parallel workflows
- Resource usage estimates are shown for commercial Artix 7-series target
 - expect number of resources to increase when targeting eFPGA fabric
 - decreased capabilities of resources in open source framework

Current Status and Next Steps

- Test chip tapeout target: early $2024 \rightarrow$ using 130nm
 - will primarily contain the eFPGA fabric and required peripherals
- Goals with first tapeout are to:
 - first, prove functionality of the eFPGA fabric and ability to program it
 - second, build out a PCB to test/validate performance of BDT models implemented in the eFPGA targeting neutron/gamma classification using simple testbed
- Eventually, demonstrate a complete ASIC design integrating TDC, ADC, eFPGA, and required front-ends
- Also, target more complex applications as we build our capabilities
 - scale down eFPGA fabrics to 28nm
 - scale up ML model complexities (multi-class classification, other ML models)





Exploration of Resource-Efficient ML Models Targeting eFPGAs

•

Test Bed and Energy Calibration



FABulous eFPGA framework



FABulous Flow for Generating eFPGA Fabric



eFGPA Reading Materials

- https://ieeexplore.ieee.org/document/9556424
- <u>https://dl.acm.org/doi/pdf/10.1145/3431920.3439302</u>
- <u>https://fabulous.readthedocs.io/en/latest/Usage.html</u>
- https://woset-workshop.github.io/PDFs/2021/a15-slides.pdf
- https://woset-workshop.github.io/PDFs/2021/a15.pdf