Pebbles: paving the way toward 4D Pixel detectors in 28nm CMOS

Tuesday, 7 November 2023 14:50 (15 minutes)

Detectors at future colliders will rely on the ability to perform 4D tracking with O(10ps) resolution. As a stepping stone towards these future detectors we have developed a prototype ASIC, Pebbles, that contains the Big Rock analog front-end and embedded testing circuits. The Big Rock front-end aims to achieve 50ps timing resolution while maintaining all other requirements from the current generation RD53 Pixel readout chips (50um x 50um pitch, 1000e threshold, 5uW per pixel, 50fF input capacitance). This kind of pixel front-end could serve as an interesting stepping stone towards future 4D trackers, as it could be deployed during the potential replacement of innermost layers of the ATLAS ITk Pixel detector. We will present the analog-front and test bed architecture design and the summarize the bench top test results from the prototype ASIC.

Early Career
Yes

Primary author:  HEIM, Timon (Lawrence Berkeley National Lab (LBNL))
Co-authors:  KRIEGER, Amanda (LBNL);  GRACE, Carl (LBNL);  GARCIA-SCIVERES, Maurice (Lawrence Berkeley National Laboratory);  ZHANG, Zhicai (LBNL)
Presenter:  HEIM, Timon (Lawrence Berkeley National Lab (LBNL))
Session Classification:  RDC4
Track Classification:  RDC Parallel Sessions: RDC4: Readout and ASICs