



Introduction to Analog-to-Digital Converters

HEPIC Summer School

Carl Grace 6/21/2023

Lawrence Berkeley National Laboratory



Lawrence Berkeley National Laboratory

MOST DIVERSE US NATIONAL LABORATORY

Key Strengths

Physical Sciences, Computing, Biosciences, Earth and Energy Sciences, Materials, and Nanotechnology

NATIONAL USER FACILITIES

 Advanced Light Source
National Energy Research Scientific Computing Center
Energy Sciences Network
Joint Genome Institute
Molecular Foundry (including National Center for Electron Microscopy)





EXCELLENCE & DIVERSITY

3500 employees1000 students1750 visiting researchers

14 NOBEL PRIZES

Most recent: 2020 Nobel Prize in Chemistry for co-discovery of CRISPR gene editing (Prof. Jennifer Doudna)





Fun Fact

LBNL may be the only workplace where you can write your address in elements!



All discovered by LBNL along with 12 other elements!



Plutonium discovered in 1940 at LBNL

Radiation hazard trefoil invented in 1946 at LBNL



Agenda

ADC Overview

ADC Specifications

ADC Architectures

ADCs for High-Energy Physics

• Design Study: Oversampling ADC

Focus will be on ADC architectures relevant to HEP



ADC Overview



What are ADCs?



Analog-to-Digital Converters (ADCs) provide the link between the analog world and digital processing

In HEP, detector outputs are usually analog (e.g. charge pulses) and ADCs pace experimental improvements HEPIC – Analog-to-Digital Converters

ADC Applications



Paul Gray (UCB)

ADC Applications

24 22 DVD 1kW 20 Audio 18 **1W** Resolution: \log_2 of Resolution [bits] 16 Āudio quantization levels 14 **GSM** Base GSM Rx DSL Sampling Rate: 12 1mW Ultrasound number of 10 DTV Motor Dig. Scope conversions/sec DVC Controls Video 8 Teleph. HDD Bandwidth: 6 Sampling Rate / 2 1µW 4 (stay tuned!) Wireline Interface 2 1kHz 10kHz 100kHz 1MHz 10MHz 100MHz 1GHz 10GHz **Bandwidth B. Murmann (Stanford)**

Huge application space \rightarrow many complementary ADC techniques

ADC Applications (cellular phone example)



What exactly is Analog-to-Digital Conversion?

Analog-to-Digital conversion is essentially a ruler that can be used to measure an unknown quantity to some level of accuracy

This is an ancient algorithm to determine weights (for example in a metal assay). Today this algorithm is called Successive Approximation (and the leading ADC technique uses this algorithm still).



Analog Devices

Steps of Analog-to-Digital Conversion



Sampling & Aliasing

How fast do you need to sample?

Shannon-Nyquist Theorem:

If a system uniformly samples an analog signal at a rate that exceeds the signal's highest frequency by at least a factor of two, the original analog signal can be perfectly recovered from the discrete values produced by sampling.

Aliasing



curve? Or the blue curve?

No aliasing if $f_{sample} > 2 f_{max}$ where f_{max} is the maximum frequency in your input signal.

Sampling & Aliasing



Sometimes aliasing is a *feature*. For example you can demodulate a bandpass signal "for free" using aliasing



Important: sometimes you don't care about aliasing. It depends on the application. But once your data is aliased, that's it.

Quantization and Encoding



Important! Every ADC has three inputs. The analog input, the reference, and the power supply.

ADC Specifications



Key ADC Specifications (there are many others...)

Performance Parameters:

- Sampling Rate
- Resolution
- Analog Bandwidth: Different from sampling rate! Can be more or less (e.g. subsampling applications)
- Power Dissipation
- Die Area

Static:

- Linearity
- Noise
- Offset (Typically don't care, sometimes you do...)
- Gain Error (Typically don't care)

Dynamic:

- Signal-to-Noise-Plus Distortion (SNDR)
- Spurious-Free Dynamic Range (SFDR)
- Total Harmonic Distortion (THD)
- Effective Number of Bits (ENOB)



First commercial ADC. 11b, 50 kS/s \$8500 in 1954 (\$96,000 today!)

16

ADC Noise - Quantization

Two main ADC noise sources: quantization noise, and thermal noise

Quantization: inherent uncertainty in mapping from continuous to discrete domain due to size of code



ADC Noise - Thermal

Two main ADC noise sources: quantization noise, and thermal noise

Thermal: noise generated by resistances in the circuit (rms level determined by capacitors when sampled)



Thermal noise depends on sampling capacitance. Fundamental tradeoff between noise, speed, and power

Total rms noise =
$$\sqrt{\overline{e_n^2} + \overline{v_n^2}}$$

Most efficient when they are equal

ADC Noise – example measurement

Idle Channel Test – disconnect (or connect to filtered DC value) and record some codes By the Central Limit Theorem, we can expect the noise is Gaussian. If it isn't, that's a *clue*.



ADC Static Linearity

Often a key specification, and defines the accuracy of the ADC (as opposed to raw resolution)

Two main static linearity measurements: Differential Nonlinearity and Integral Nonlinearity



Simpler in practice than they seem.

Testing ADC Static Linearity

Knowing how to test an ADC is critical, because it:

- 1. informs your design choices
- 2. testing techniques can often be adapted to simulation

General approach:

- 1. apply test signal with known probability density function (PDF)
- 2. Create histogram of measured ADC codes
- 3. Map measured probability mass function to expected PDF
- 4. Interpret per-code deviations as DNL and sum DNL to get INL

Example:

Ramp Based Testing: Apply a ramp to ADC input. PDF is uniform (simple!)

DNL for each code is simply count for that code minus average count (simple!)

Don't need many codes - about 1/([DNL resolution] * number of codes). For 10b @ 0.01 LSB \rightarrow 102400 counts

Catch: difficult to generate a linear ramp, and typically you want your test signal to be 10X more linear that ADC. Most commercial ramp generators aren't better than 0.1% linear (at best!)



Testing ADC Static Linearity

Solution sine-wave-based testing

It is much easier to generate a linear sine than ramp \rightarrow can heavily filter



ADC Dynamic Performance

SNDR: Captures both noise and nonlinearity into a single measure.

Assuming a full-scale sine wave input, SNDR is:

SFDR: Difference between input tone and highest harmonic.

Rule of thumb for estimating SFDR:

THD: Ratio of power of fundamental to sum of powers of all harmonics

ENOB: Number of bits of ideal ADC that gives same SNDR as ADC under test.

ENOB = -

When quantization = thermal, ENOB = N-1

$$SFDR \approx \frac{2^B}{INL}$$

 $SNDR = \frac{2}{2\sqrt{2}\left(\frac{1+v_n}{\sqrt{12}} + \frac{DNL}{\sqrt{2}}\right)}$

$$THD = \frac{\sum_{n=2}^{n} P_n}{P_1}$$

6.02

 $SNDR - 1.76 + 20\log_{10}\left(\frac{V}{V_{i}}\right)$

 V_{FS})

ADC Dynamic Performance – example plot



Here, ENOB = (55.54 - 1.76)/6.02 = 8.9 bits

ADC Dynamic Performance – Coherent Sampling

General technique: apply pure sine wave to ADC and take FFT of resulting output codes

Vitally important that all power of input tone is in single FFT bin \rightarrow Coherent Sampling



VERY useful for top-level simulation (and testing!) of ADCs

N_{cycles}

fin

ADC Testing Takeaways

- 1. Make sure your reference & power are significantly more stable than your ADC
- 2. Make sure your test signal is significantly more linear than your ADC
- 3. Make sure your board and input have extremely low noise during noise tests
- 4. Make sure you use coherent sampling for dynamic testing
- 5. Make sure you lock both the signal generator and the ADC clock to the same time base

ADC Performance Space



Impact of ADCs (Digital Audio example)



Fairlight CMI 1979: \$32000 (\$132k in 2023 \$) **Stevie Wonder**









51000

MIDI STEREO DIGITAL SAMPLER

S1000KB – The powerful S1000 combined with a 61 note velocity

S1000. Can be used from the large

D – The S1000 with a built-in 40meg hard diskdrive

existing library, or from samples created on your own \$1000.

Convenient and sturdy for

touring

PB – Playback version of the

AKAI

sensitive keyboard. Optional built-in hard diskdrive

INTELLICENT DESIG

DIGITAL INTERFAC ARGE SOUND LIBRAR

Capture the real image of any sound with this 16 bit stereo high

sound with this 16 bit stereo high performance machine. The large LCD allows fast and easy editing of samples, together with quick and logical programming. It's hardly surprising that most of the world's studios and musicians are using this machine for bigh

But there's more; there is a whole

family of \$1000 samplers to suit vour requirement

using this machine for high quality stereo music and effects.

AAAAAA





ADC Architectures



ADC Architectures

HEP Relevant ADC architectures from slowest to fastest. Note: Everything was invented by 1970.

- 1. Integrating ("Wilkinson")
- 2. Sigma-Delta
- 3. Successive Approximation
- 4. Pipelined

5. Flash

Integrating ADC



Called "Dual Slope ADC" in industry. Remove R (direct charge readout) to make a Wilkinson

Oversampling



Spread constant noise power over a larger bandwidth and then digitally filter \rightarrow reduced quantization noise Extend this by shaping the noise (pushing more of it to higher frequencies where it can be filtered)

Sigma-Delta ADC

Idea: Don't just oversample, modulate the input to put more of the quantization noise power at higher frequencies



Key Idea: signal sees low-pass filter, quantization noise sees high-pass filter. Loop order is defined as number of poles in H(z)



 $SNQR_improvement \approx 3(2L + 1) dB$

For L = 1, idle tones in output spectrum a problem and high OSR required

For L < 3, stability is assured \rightarrow mitigates design risk For L >= 3, low OSR possible (simplifying clocking design)

Successive Approximation (SAR) ADC

Simple 6-bit example



Directly implements binary search algorithm in hardware

Pipelined ADC

Multi-stage ADC, with each stage operating concurrently \rightarrow high throughput





THE enabling technology for Pipelined ADCs

Pipelined ADC



First high-speed Pipelined ADC (modular, not CMOS) by Computer Labs of North Carolina (later became Analog Devices High-Speed Converters Division, where I worked before LBNL).

Flash ADC



FAST.

Power Hungry.

Limited to about 8 bits.

Used as sub-ADCs in multi-stage ADCs



5" × 7" × 0.5", 21W, \$3,500.00

10 bits, 20 MS/s (1979) \$15k in 2023 dollars! 37

Flash ADC



Features

8-Bit Resolution
Conversion Rates Up to 20MSPS

Sample – And – Hold Amplifier Not Required

· Evaluation Boards Available: TDC1007E1C or TDC1007P1C

Bipolar Monolithic Construction

TTL Compatible Inputs and Outputs

· Binary or Two's Complement Mode

High – Speed Multiplexed Data Acquisition

Differential Phase – 1.0 Degrees
Differential Gain = 1.7%

Monolithic Video A/D Converter

8-bit, 20MSPS

7MHz

The TDC1007 is an 8-bit fully parallel (flash) analog-to-digital converter, capable of digitizing an input signal at rates up to 20MSPS (MegaSamples Per Second). It will operate accurately without the use of an external sample-and-hold amplifier, with analog input signals having frequency components up to

A single CONVert (CONV) signal controls the conversion operation of the device which consists of 256 sampling comparators, encoding logic, and a latched output buffer register. The device will recover from a full-scale input step in 20ns. Control inputs are previded to format the output in binary, two's complement, or inverse data coding formats.

buffer input step in utput in formats. • Rader Systems • Rader Systems

Digital Signal Processing

The TDC1007 is patented under U.S. Patent No. 3283170 with other patents pending.

Functional Block Diagram





Won technical Emmy in 1989! ADC designers are creative.

TRW TDC1007 8-bit,

20 MS/s Flash ADC

enabled new field of

"digital video"

ADCs for High-Energy Physics



In the dark ages*...

IC Development at UC Berkeley

The Microlab was located on the 4th floor of Cory Hall, facing Hearst

Avenue.





Hodges Flip-Flop (1963) 20 Mils RL T₂ Output Ra





David Hodges

William Black



Stephen Lewis – First CMOS Pipelined ADC (1986)

The rise of the Custom ASIC

1960s : Only a few Universities made chips

Late 70s : Technology for Multi-Project Wafers (Mead and Conway)

1981 : Founding of MOSIS with DARPA support

1987 : MOSIS commercialized (first large-scale eCommerce application on the Internet)

Also 1987 : TSMC founded (and Fabless Semi industry was born!)





First Physics ASICs

Microplex – first custom ASIC for Physics Research



SVX – First CMOS ASIC for Physics Research



NMOS process (no P-channel devices) - SLAC - 1984

128 channels 3 mW / channel Walker, Parker, Hyams, Shapiro, "Development of High Density Readout for Silicon Strip Detectors," NIM 226 (1984)

CMOS process (with P-channel devices) - LBNL - 1987

128 channels 1.25 mW / channel Kleinfelder, et al.; "A Flexible 128-Channel Silicon Strip Detector Instrumentation Integrated Circuit with Sparse Data Readout", TNS 35 (1988)

HEPIC – Analog-to-Digital Converters

Technology soon advanced to make on-chip ADCs practical ⁴²

Unique Challenges for HEP ADCs

Physics experiments often create extreme environments for their readout ASICs

High Radiation Cold Temperature Liquid Argon

ATLAS Detector

ProtoDUNE LAr TPC

HEPIC – Analog-to-Digital Converters

Unique Challenges for HEP Custom ADCs - Radiation

Two main types of radiation damage to integrated circuits that concern us (Single Event Latchup and Single Event Transients of less importance in HEP experiments)

Interface states

Can trap both e⁻ and h⁺

Total Integrated Dose – structural damage to silicon structure that leads to failures

Trapped charge

ALWAYS POSITIVE!

Single Event Upset – transient effects that could modify data or lead to incorrect data



Poly

SiO₂

Si

Radiation -- Total Integrated Dose (TID)

Requirements for TID radiation tolerance for physics far exceed any commercial application



Radiation -- Total Integrated Dose (TID)

Key mitigations:

- use scaled technologies (Microplex and SVX only radiation tolerant to 10s of krad)
- "Hardness-By-Design" techniques (long devices / enclosed layout / guard rings / etc)
- Annealing

Source-Drain leakage is eliminated by the Enclosed Layout Transistor (ELT)...



Inter-diffusion leakage is eliminated by p+ guard rings...







Radiation – Single Event Effects (SEE)

Scaling devices makes ASICs more resilient to TID, but less resilient to SEE



C. Zamantzas

Radiation – Single Event Effects (SEE)

Key mitigations: Triple Modular Redundancy (TMR), Hamming encoding, continuous reconfiguration



Triple Modular Redundancy (TMR) - Device level? Circuit? Module?





Reliability and biasing drift



Design Example



Goal: 12b – 100 kHz ADC for power monitoring



Doubling OSR improves SQNR by (6L+3) dB or L + 0.5 bits Choose 2nd order modulator









Design Example – Sigma-Delta Digital Filter



Structure called Cascaded Integrator Comb (CIC) filter

For sinc³ filter:

$$H(z) = \left(\frac{1 - z^{-OSR}}{1 - z^{-1}}\right)^3$$

Filter implemented with Verilog HDL

📔 Ci	:\Users\CRGrace\Google Drive\LBNL work\projects\DUNE Cold ADC\Design Study\sinc3filter.v - Note 🗔 🗉 📻	x
File	Edit Search View Encoding Language Settings Macro Run Plugins Window ?	Х
0		
🔡 ila	a_1.cvs 🖹 octave_dc.m 🖹 adc_analysis.py 🗄 sinc3filter.v	
25	5	*
26	5	
27	/*Perform the Sinc3 ACTION*/	
28	always @ (in_bit)	
29	if(in_bit==0)	
30	ip_data <= -1; /* change from a 0 to a -1 for 2's comp */	
31	else	
32	1p_data <= 1;	
33		
34	-/*INIEGRAIOR Perform the accumulation (IIR) at the speed of the modulator.	
35		
00	l alugue ((perceder alle en perceder percet)	
20	if (react) begin	
20	/tipitializa and registers on resett/	
40	acci <= 0;	
41		
42		
43	accord also begin /therform accumulation process*/	
44	acc1 <= acc1 + in data:	
45	acc1 <= acc1 + acc1	E
46	acc3 <= acc3 + acc2;	
47	end	
48		
49	/*DECIMATION STAGE (MCLKOUT/ WORD CLK) */	
50	always @ (negedge clk or posedge reset)	
51	if (reset)	
52	word count <= 0;	
53	else	
54	word count <= word count + 1;	
55		
56	<pre>always @ (word_count) word_clk <= word_count[6];</pre>	
57		
58	= $/*$ DIFFERENTIATOR Perform the comb filtering (FIR) at a lower speed.	
59	WORD_CLK = output word rate */	
60		
61	always @ (posedge word_clk or posedge reset)	
62	2 📄 if(reset) begin	
63	acc3_d2 <= 0;	
64	diff1_d <= 0;	
65	<pre>diff2_d <= 0;</pre>	
66	<pre>diff1 <= 0;</pre>	-
lengt	h:2342 lines:96 Ln:1 Col:1 Sel:010 UNIX ANSI INS	





Design Example – Sigma-Delta ADC filter layout

				h)
				ni
		et a <mark>Chenche M</mark>		ni Ni
			<u>i si sinen u</u>	1
	<u>, a iz anelika zan zankika j</u>			

What's Next?

Architectures that harness the unique capabilities of scaled CMOS to improve efficiency



Examples

*-----

Thank You



This work was supported in part by the U.S. Department of Energy under Contract No. DE-AC02-05CH11231