



# HEXITEC


A Spectroscopic Imaging Camera with a 1 MHz Frame Rate Continuous Readout

#### **Ben Cline**

Detector Development Group, UKRI STFC

Email: ben.cline@stfc.ac.uk

15/03/2023



### **Detector Development**

**Ivan Church** 

**Ben Cline** 

**Matt Hart** 

**Sion Richards** 

**Paul Seller** 

**Dave Sole** 

**Matt Wilson** 

**Rhian Wheater** 

**Matt Veale** 

#### **Interconnect**

**Paul Adkin** 

**Paul Booker** 

**Simon Cross** 

**Navid Ghorbanian** 

**John Lipp** 

**Andreas Schneider** 

#### **Detector Systems Software**

**Christian Angelsen** 

**Victor Bozhinov** 

**Adam Davies** 

**Josh Harris** 

**Ashley Neaves** 

**Tim Nicholls** 

**Joseph Nobes** 

# HEXITEC

Funded by the: Centre for Instrumentation (CFI) run by Marcus French

#### **PCB Design Office**

**Darren Ballard** 

**Dan Becket** 

**Chris Day** 

#### **ASIC** Design

**Stephen Bell** 

**Thomas Gardiner** 

**Lawrence Jones** 

**Mark Prydderch** 

**Detector Systems William Helsby** 

### **Electronic Systems** Design

**Adam Barcock** 

**Rob Halsall** 

John Holden

**Chris Lyford** 

**Matt Roberts** 

**Maged Sallam** 

# Agenda

## 1 HEXITEC vs HEXITEC<sub>MHz</sub>

The next generation of HEXITEC systems

## 2 HEXITEC<sub>MHz</sub> Overview


An introduction to our new  $\mathsf{HEXITEC}_{\mathsf{MHz}}$  ASIC including its architecture and specification

## **3** Test Results

Characterisation of spectroscopic performance using a labbased X-Ray source and Diamond Light Source synchrotron X-Rays

## 4 Next Steps

A look to the next 12 months



# Agenda

## 1 HEXITEC vs HEXITEC<sub>MHz</sub>

The next generation of HEXITEC systems

## 2 HEXITEC<sub>MHz</sub> Overview


An introduction to our new  ${\sf HEXITEC_{MHz}}$  ASIC including its architecture and specification

### **3 Test Results**

Characterisation of spectroscopic performance using a labbased X-Ray source and Diamond Light Source synchrotron X-Rays


## 4 Next Steps

A look to the next 12 months





- Fully spectroscopic X-Ray Imaging with CdTe/ CdZnTe (CZT) detectors
- 80×80 pixel array on a 250 μm pitch
- Analogue readout via a rolling shutter to 4 ADCs in the DAQ
- Maximum ~10 kHz data output (~100 MB s<sup>-1</sup>)
- AMS 0.35 μm since 2010





#### **HEXITEC** specifications


Parameter	HEXITEC	
Pixel Pitch (μm)	250	
Array Size	80×80	
Max Frame Rate (kHz)	~10	
Max Spectroscopic Flux (ph s <sup>-1</sup> mm <sup>-2</sup> )	~104	
Digitisation	Off-chip	
Detector Type	Peak Track + Hold	
Gain stages (keV in CZT)	200	
	600	
FWHM <sub>@100keV</sub> (keV in CZT)	< 1 • HF-CZT: 0.79 keV @ 59.54 keV [1] • 300-µm thick p- type Si: 0.59 keV @ 59.54 keV [2]	

[1] DOI: 10.3390/s20102747 [2] DOI: 10.1088/1748-0221/17/05/P05030




HEXITEC has been used across many applications including:

#### **Compton X-Ray Imaging [3]**




 $\textbf{Figure 1.} \ Schematic of the correlative X-Ray Compton scattering imaging (XCS-I) and X-Ray computed tomography (XCT) technique experimental set-up \\$ 

#### X-Ray Fluorescence Imaging [4]



**Figure 7.** (a) Pt and Er XRF intensity maps as a function of temperature during the solidification of an AI-23Pt-20Er alloy at 0.1 Ks<sup>-1</sup>.

#### **Hyperspectral X-Ray Tomography [5]**



**Figure 2.** Voxel spectra analysis for double-stained hindlimb specimen. (A) Single image slice in the sagittal plane across three monochromatic energy channels, following iterative reconstruction. A set of three regions-of-interest (ROIs) are highlighted for voxel spectra analysis.



[3] DOI: 10.1016/j.mtener.2022.101224 [4] DOI: 10.1557/mrs.2020.270 [5] DOI: 10.1038/s41598-022-23592-0



### **BUT** ...


- HEXITEC is frame-rate and therefore flux limited
  - Charge-sharing corrections require <10% frame occupancy</li>
  - This limits spectroscopic imaging @10 kHz to a max X-Ray flux of ~10<sup>4</sup> ph s<sup>-1</sup> mm<sup>-2</sup>
- → There is a need for a continuous spectroscopic X-Ray detector that operates at faster frame rates
- Faster (MHz) imaging requires:
  - In-pixel digitisation
  - High-speed serialisers
  - Dedicated FPGA processing
- These requirements apply to a large number of STFC's upcoming detector development projects
  - E.g. DynamiX, C100



# HEXITEC

A new fully spectroscopic X-Ray imaging detector:

- 80×80 pixels on a 250 μm pitch
- New front-end design now an **integrating** detector
- On-chip 12-bit digitisation (no external ADCs)
  - Data outputted via 20 × 4.1 Gbps serialisers
- 1 MHz continuous frame rate
  - Spectroscopic X-Ray fluxes of >10<sup>6</sup> ph s<sup>-1</sup> mm<sup>-2</sup>






#### Comparison of HEXITEC and HEXITEC $_{MH}$ , specifications

Parameter	HEXITEC	<b>HEXITEC</b> <sub>MHz</sub>
Pixel Pitch (μm)	250	250
Array Size	80×80	80×80
Max Frame Rate (kHz)	~10	1000
Max Spectroscopic Flux (ph s <sup>-1</sup> mm <sup>-2</sup> )	~104	<b>&gt;10</b> <sup>6</sup>
Digitisation	Off-chip	On-chip
Detector Type	Track + Hold	Integrating
Gain stages (keV in CZT)	200	100
	600	200
		300
FWHM@100keV (keV in CZT)	< 1	< 1
Power Consumption (W)	1.5	15



# HEXITEC



ASIC block diagram

# Agenda

## 1 HEXITEC vs HEXITEC<sub>MHz</sub>

The next generation of HEXITEC systems

## 2 HEXITEC<sub>MHz</sub> Overview


An introduction to our new  ${\sf HEXITEC_{MHz}}$  ASIC including its architecture and specification

### **3 Test Results**


Characterisation of spectroscopic performance using a labbased X-Ray source and Diamond Light Source synchrotron X-Rays

## 4 Next Steps

A look to the next 12 months




# HEXITEC<sub>MHz</sub> - Integrating Front End






# HEXITEC<sub>MHZ</sub> - In-Pixel TDC




TDC signal timing



- **12-bit** digitisation
  - The Sample & Hold signal is compared with a ramp with a programmable slew
- The ASIC comprises **800 super-pixels of 2×4 pixels** 
  - These contain one TDC block and shared readout logic





Super-pixel schematics


# HEXITEC<sub>MHz</sub> - Data Output

- 80×80 array is divided into divisions of 4 columns
  - Each division has packet-assembler and dedicated serialiser
  - Packets constructed using Xilinx's Aurora 64B/66B protocol
  - Serialisers operate at **4.1 Gb s**<sup>-1</sup> (total data rate ≈ **10 GBs**<sup>-1</sup>)

#### What to do with all this data?

- Two receiving data planes:
  - First-stage FPGA Alpha Data card
    - Recovers and reorders the received optical data
  - Second-stage FPGA Xilinx Alveo U50 board
    - Data corrections (darks, energy calibration)
    - Data reduction (charge-sharing discrimination, histogramming)
- Then received by ODIN Data, a scalable data-processing and acquisition network





# HEXITEC<sub>MHZ</sub> - Data Output

- 80×80 array is d
  - Each division
  - Packets cor
  - Serialisers

#### What to do with

- Two receiving da
  - First-stage
    - Recov
  - Second-sta
    - Data c
    - Data red

IOPSCIENCE Q Journals → Books Publishing Support ② Login →

Journal of Instrumentation

PAPER • OPEN ACCESS

Spectroscopic X-ray imaging at MHz frame rates — the HEXITEC<sub>MHz</sub> ASIC

L. Jones<sup>2,1</sup>, S. Bell<sup>1</sup>, B. Cline<sup>1</sup>, T. Gardiner<sup>1</sup>, M. Hart<sup>1</sup>, M. Prydderch<sup>1</sup>, P. Seller<sup>1</sup>, M. Veale<sup>1</sup> and M. Wilson<sup>1</sup> Published 11 October 2022 • © 2022 The Author(s). Published by IOP Publishing Ltd on behalf of Sissa Medialab.

Journal of Instrumentation, Volume 17, October 2022

Citation L. Jones et al 2022 JINST 17 C10012

DOI: 10.1088/1748-0221/17/10/C10012

• Then received by **ODIN Data, a scalable data-processing and acquisition network** 





# Agenda

## 1 HEXITEC vs HEXITEC<sub>MHz</sub>

The next generation of HEXITEC systems

## 2 HEXITEC<sub>MHz</sub> Overview

An introduction to our new  ${\sf HEXITEC_{MHz}}$  ASIC including its architecture and specification

## **3** Test Results

Characterisation of spectroscopic performance using a labbased X-Ray source and Diamond Light Source synchrotron X-Rays


## 4 Next Steps

A look to the next 12 months



# **Current Status**

50 cm




 $HEXITEC_{MHz}$  test enclosure




- ASIC is fully functioning
- Using test enclosure

30 cm

• FPGA firmware in development – at present, 1 channel (4×80 pixels) over fast data




# **Testing – Initial X-Ray Tests**



X-Ray transmission measurements of a DDR Ram Card using a HEXITEC<sub>MHz</sub> HF-CZT sensor






X-Ray Fluorescence (XRF) measurements of Ta foil using a  $HEXITEC_{MHz}$  HF-CZT sensor in medium-gain mode


# Experimentation at <a>></a></a> diamond



- **B16 Beamline: August and December 2022** 
  - Monochromatic X-Rays: 10 20 keV
  - Photon fluxes:  $10^5 10^8 \text{ ph s}^{-1} \text{ mm}^{-2}$
  - 1 MHz data stream on one fast-data channel
  - Tested p-type Si (300 μm), HF-CZT (2 mm), GaAs (500 μm) devices
- Beamline scientists: Vishal Dhamgaye, Oliver Fox, Kawal Sawhney










B16 setup photos


P-type Si; 15 keV; High Gain; 3 mm Al








# diamond – Optimisation



Timing signals schematic





Single photon peak FWHM: Pixel (43,2) 1.0 0.9 35 0.8 Preamplifier reset setting 0.4 10 0.3 25 15 20 30 35 40 10 CDS amplifier reset setting

Optimising preamplifier and CDS amplifier timings


# diamond – Dynamic Measurements


#### P-type Si: Changing slit size over 60 seconds (30 ms/video frame)







p-type Si - 15 keV, High Gain: Calibrated Histograms - pixel (48,2); bin size: 0.10 keV







p-type Si - 15 keV, High Gain: Calibrated Histograms - pixel (48,2); bin size: 0.10 keV






p-type Si - 15 keV, High Gain: Calibrated Histograms - pixel (48,2); bin size: 0.10 keV







p-type Si - 15 keV, High Gain: Calibrated Histograms - pixel (48,2); bin size: 0.10 keV









p-type Si - 15 keV, High Gain: Calibrated Histograms - pixel (48,2); bin size: 0.10 keV




HF-CZT; 20 keV; High Gain; 7 mm Al





data channel



# Agenda

## 1 HEXITEC vs HEXITEC<sub>MHz</sub>

The next generation of HEXITEC systems

## 2 HEXITEC<sub>MHz</sub> Overview

An introduction to our new  $\mathsf{HEXITEC}_{\mathsf{MHz}}$  ASIC including its architecture and specification

### **3 Test Results**

Characterisation of spectroscopic performance using a labbased X-Ray source and Diamond Light Source synchrotron X-Rays

## 4 Next Steps

A look to the next 12 months



# **Next Steps**

### Achieving a 20-channel fast data output

Reading out the full 80×80 array using the fast data

Further lab-based ASIC and sensor characterisation

Implementation of in-FPGA histogramming


### Delivery of HEXITEC<sub>MH2</sub> detector system


• Smaller, form factor production-grade system

#### **Delivering Science**

- 5D-CT for Materials Science University of Manchester
- Mammography Institute of Cancer Research, UK
- Security imaging Nottingham-Trent University








Possible designs for  $\textit{HEXITEC}_{\textit{MHz}}$  detector system

# **Summary**

 HEXITEC<sub>MHz</sub> is a fully-spectroscopic X-Ray detector capable of operating continuously at 1 MHz

Parameter	HEXITEC <sub>MHz</sub>
Max Frame Rate (MHz)	1
Max Spectroscopic Flux (ph s <sup>-1</sup> mm <sup>-2</sup> )	>10 <sup>6</sup>
Digitisation	On-chip
Detector Type	Integrating
Measured FWHM	0.50 keV @ 15 keV in p-type Si 0.74 keV @ 20 keV in HF-CZT



HEXITEC<sub>MHz</sub> testing in February 2022

- Testing underway to characterise the ASIC and optimise register settings
- The next year will include delivery of a full 80×80 pixel readout and a new smaller form-factor system




If you have any further questions, please contact me at: <a href="mailto:ben.cline@stfc.ac.uk">ben.cline@stfc.ac.uk</a>

# **Backup Slides**



# **Testing – Test Setup**



*HEXITEC*<sub>MHz</sub> test enclosure (interior)






HEXITEC<sub>MHz</sub> test enclosure (exterior)

# **Available Frame Rates**


- Two chip registers can be altered:
  - Frame Time: 200→255 clocks frame<sup>-1</sup>
- Default values
- Integration Length:  $1 \rightarrow 255$  frames




**Available Frame Rates** 



# **Test Pulse Sequence**





Fast Data output using test pulse sequence 1 μs

**15** μs


Frame 9 Frame 10 Frame 11 Frame 12 Frame 13 Frame 14 Frame 15

Frame 1 Frame 2 Frame 3 Frame 4 Frame 5 Frame 6


Test pulse sequence



# Front End – Negative Offset Circuit




**Negative offset circuit** 






# **Data Output Plane**



Data output path schematic



# **Synchronising the ASIC**




- ASIC synchronised by controlling transition of SYNC input
  - Logic  $0 \rightarrow logic 1$
  - Synchronisation occurs on 3<sup>rd</sup> subsequent rising clock edge
- Used for external synchronisation and multi-ASIC systems

#### Synchronisation circuit




# **Electronic Noise Contribution**



- HF-CZT FWHM @ 20 keV ≈ 0.7 keV
- HF-CZT w factor = 4.67 eV
- $\rightarrow$  ENC =  $\sqrt{700 \times 4.67} \approx 57 \text{ e}^-$




#### P-type Si; 12 keV; High Gain; 1.5mm Al



Energy-components of two-pixel charge-shared events at 12 keV

HF - CdZnTe Frame occupancy: 0.4%



Open Access Article

#### Charge Sharing and Charge Loss in High-Flux Capable Pixelated CdZnTe Detectors

by (2) Kjell A. L. Koch-Mehrin 1,\* , (2) Sarah L. Bugby 2 , (3) John E. Lees 1 , (4) Matthew C. Veale <sup>3</sup> 

<sup>□</sup> and 

Matthew D. Wilson <sup>3</sup> 

<sup>□</sup>

- 1 Space Research Centre, Department of Physics & Astronomy, University of Leicester, Leicester LE1 7RH, UK
- <sup>2</sup> Centre for Imaging Science, Department of Physics, Loughborough University, Loughborough LE11 3TU, UK
- <sup>3</sup> STFC Rutherford Appleton Laboratory, Harwell Campus, Didcot OX11 0QX, UK
- \* Author to whom correspondence should be addressed.

Sensors 2021, 21(9), 3260; https://doi.org/10.3390/s21093260

# **TSVs on HEXITEC**




Fig. 2. (a) I/O pads on reverse of the 200 mm HEXITEC4S wafer post-TSV-last processing (b) RDL pads dimensions on ASIC's reverse. (c) SEM micrograph of exposed TSVs in cleaved test chip. (d) SEM micrograph showing contact between TSV and ASIC's bottom metal layer.



#### https://doi.org/10.1016/j.nima.2021.166083




Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment



Volume 1025, 11 February 2022, 166083

Characterisation of the HEXITEC<sub>4S</sub> X-ray spectroscopic imaging detector incorporating through-silicon via (TSV) technology

M.C. Veale <sup>a</sup> , P. Booker <sup>a</sup>, I. Church <sup>a</sup>, L.L. Jones <sup>a</sup>, J. Lipp <sup>a</sup>, A. Schneider <sup>a</sup>, P. Seller <sup>a</sup>, M.D. Wilson <sup>a</sup>, I. Chsherbakov <sup>b</sup>, I. Kolesnikova <sup>b</sup>, A. Lozinskaya <sup>b</sup>, V. Novikov <sup>b</sup>, O. Tolbanov <sup>b</sup>, A. Tyazhev <sup>b</sup>, A. Zarubin <sup>b</sup>






Fig. 4. Wafer maps showing results of probe testing. Green – functioning; Red – non functioning

# Next steps – Current Applications

**MIC-12-434:** On the feasibility of using  $HEXITEC_{MHZ}$  and fully-spectral x-ray imaging to detect breast tumours: an in-silico study



The ROYAL MARSDEN
NHS Foundation Trust



**New Project:** 5DCT – *Dynamic Colour X-ray Computed Tomography* 










# Testing – SPI vs Fast Data Comparison



Comparison of fast data and SPI measurements using test pulse



Fast data matches SPI output ©