


4D Tracking – ASIC



01/12/2022

Bojan Markovic

28nm TDC Initial Evaluation








☐ Schematic & Layout done (v1):




☐ Ideal/Code (VerilogA) Elements:

```
7 module dffrd(Q, Qb, CK, D, RSTb);
8
9   input Q; electrical Q; // Q output
10  input Qb; electrical Qb; // Q bar output
11  input CK; voltage CK; // Clock input (falling edge triggered)
12  input D; voltage D; // D input
13  input RSTb; voltage RSTb; // Reset input (immediately forces Q output low) (active low)
14
15  parameter real VDD = 0.9; // voltage level of logic 1 (V)
16  parameter real VSS = 0; // voltage level of logic 0 (V)
17  parameter real vth = (VDD+VSS)/2; // logic threshold level (V)
18  parameter real td = 5p from [0:inf]; // delay to start of output transition
19  parameter real Tr = 5p from [0:inf]; // rise time of output signals
20  parameter real Tf = 5p from [0:inf]; // fall time of output signals
21  parameter real ro = 1k from [0:inf]; // output resistance (ohm)
22
23  real out, outb;
24  electrical Q1, Qb1;
25
26  analog begin
27    @(initial_step) begin
28      out = VSS;
29      outb = VDD;
30    end
31    @(cross(V(CK) - vth, -1)) begin
32      if (V(D) > vth && V(RSTb) > vth) begin
33        out = VDD;
34        outb = VSS;
35      end else begin
36        out = VSS;
37        outb = VDD;
38      end
39    end
40    @(cross(V(RSTb) - vth);
41    if (V(RSTb) < vth) begin
42      out = VSS;
43      outb = VDD;
44    end
45    V(Q1) <- transition(out, td, Tr, Tf);
46    V(Qb1) <- transition(outb, td, Tr, Tf);
47    V(Q, Q1) <- I(Q, Q1)*ro;
48    V(Qb, Qb1) <- I(Qb, Qb1)*ro;
49  end
50 endmodule
```

28nm TDC Initial Evaluation



Counter Metastability/Timing Issue




Thermometric to Binary
1 1 0 0
100







00 } Binary to Dec
10000 → 1

Thermometric to Binary
1 1 1 0
010







00 } Binary to Dec
01000 → 2









Counter Metastability/Timing Issue






Counter Metastability/Timing Issue




Counter Metastability/Timing Issue




HGTD Altiroc TOT Non-Linearity



Altiroc Counter Issue: Two Counters Solution



- Issue is present when START signal circulating within the delay line is close to the counter when STOP signal arrives;
- The delay line sampling decoder provides the position of the START signal within the delay line in the instant of STOP arrival.



- With two counters positioned at the beginning and at the middle of delay line, and leveraging the knowledge of the START signal position provided by the delay line sampling, it is possible to avoid sampling the counter at risk of metastable behavior.
- Two counter solution implemented both in the coarse delay line and Vernier delay line TDC.