


4D Tracking – ASIC

12/08/2021


Bojan Markovic

Voltage-Controlled Delay Cell

Current-Starved Delay Cell:




- DCVSL core transistors
- Voltage Controlled Delay
- Calibration / Trimming
- Cell Logic Controls (Disable; Set; Reset)
- Output Buffers for access to the delay line state




Voltage-Controlled Delay Cell


Layout Parasitics Extracted (RCX) Simulation:




Layout:



Schematic:



Delay Line Non-Linearity



Actual delay of each cell differs from the nominal value

Non-Linearity of TDC conversion characteristics

- Statistical Mismatch
- Systematic Mismatch

Ideal Converter:




Real Converter:



Statistical Mismatch



Mismatch (Monte Carlo Simulation): HGTD Altiroc (130nm)






Statistical Mismatch

Mismatch (Monte Carlo Simulation): 28nm

Delay Std VS Nf & L (RCX)




HGTD Altiroc TOT Non-Linearity




28nm Delay Cell Layout

Delay Cell Layout:




Cell Layout Optimized to minimize systematic mismatch:

- ❑ Core Transistors at the top edge
- ❑ All transistor with vertical gates (horizontal current flow)
- ❑ All transistor with number of fingers multiple of 2




8 Cell Delay Line Layout Draft:




28nm Delay Cell Layout

Delay Cell Layout:




Cell Layout Optimized to minimize systematic mismatch:

- ❑ Core Transistors at the top edge
- ❑ All transistor with vertical gates (horizontal current flow)
- ❑ All transistor with number of fingers multiple of 2




8 Cell Delay Line Layout Draft:



350nm TDC


B. Markovic, S. Tisa, F. A. Villa, A. Tosi and F. Zappa, "A High-Linearity, 17 ps Precision Time-to-Digital Converter Based on a Single-Stage Vernier Delay Loop Fine Interpolation," in *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 60, no. 3, pp. 557-569, March 2013, doi: 10.1109/TCSI.2012.2215737.



START Channel orientation same as bias DLLs


STOP Channel orientation vertically mirrored compared to bias DLLs

10ps Nominal Resolution





Systematic Mismatch

28nm TDC Initial Evaluation







☐ Schematic & Layout done (v1):



☐ Ideal/Code (VerilogA) Elements:

```
7 module dffrd(Q, Qb, CK, D, RSTb);
8
9   input Q; electrical Q; // Q output
10  input Qb; electrical Qb; // Q bar output
11  input CK; voltage CK; // Clock input (falling edge triggered)
12  input D; voltage D; // D input
13  input RSTb; voltage RSTb; // Reset input (immediately forces Q output low) (active low)
14
15  parameter real VDD = 0.9; // voltage level of logic 1 (V)
16  parameter real VSS = 0; // voltage level of logic 0 (V)
17  parameter real vth = (VDD+VSS)/2; // logic threshold level (V)
18  parameter real td = 5p from [0:inf]; // delay to start of output transition
19  parameter real Tr = 5p from [0:inf]; // rise time of output signals
20  parameter real Tf = 5p from [0:inf]; // fall time of output signals
21  parameter real ro = 1k from [0:inf]; // output resistance (ohm)
22
23  real out, outb;
24  electrical Q1, Qb1;
25
26  analog begin
27    @(initial_step) begin
28      out = VSS;
29      outb = VDD;
30    end
31    @(cross(V(CK) - vth, -1)) begin
32      if (V(D) > vth && V(RSTb) > vth) begin
33        out = VDD;
34        outb = VSS;
35      end else begin
36        out = VSS;
37        outb = VDD;
38      end
39    end
40    @(cross(V(RSTb) - vth);
41    if (V(RSTb) < vth) begin
42      out = VSS;
43      outb = VDD;
44    end
45    V(Q1) <- transition(out, td, Tr, Tf);
46    V(Qb1) <- transition(outb, td, Tr, Tf);
47    V(Q, Q1) <- I(Q, Q1)*ro;
48    V(Qb, Qb1) <- I(Qb, Qb1)*ro;
49  end
50 endmodule
```

28nm TDC Initial Evaluation



28nm TDC Initial Evaluation



[1] C. Cottini, E. Gatti, and V. Svelto, "A new method for analog to digital conversion," Nucl. Instr. Meth., vol. 24, p. 241, Aug. 1963.

[2] E. Gatti, P. F. Manfredi, and D. Marino, "Analysis and characterization of cyclic-scale compensated analog-to-digital converters," Nucl. Instrum. Methods, vol. 165, no. 2, pp. 225–230, Oct. 1979.



❑ Regular Converter:

❑ Sliding Scale [1][2] / Dithering:



Measurement1:



Measurement2:



Measurement3:



28nm TDC Initial Evaluation

