


# Introduction to MAPS: Concepts, Detection & Sensing



Grzegorz W. Deptuch,  
[gdeptuch@bnl.gov](mailto:gdeptuch@bnl.gov)



MAPS ACADEMY, SLAC, Stanford, July 28 - August 4, 2026

# MAPS, Where?

**PAST:**

| STAR HFT |
|----------|
| MAPS     |

**PRESENT:**

| ALICE ITS2 | ALICE ITS3 | EIC ePIC |
|------------|------------|----------|
| MAPS       | MAPS       | MAPS     |

**FUTURE:**

| ALICE 3 | BELLE II | ILD  | SiD  | CLD  | IDEA | Allegro | LHeC | FCC-hh |
|---------|----------|------|------|------|------|---------|------|--------|
| MAPS    | MAPS     | MAPS | MAPS | MAPS | MAPS | MAPS    | MAPS | MAPS   |

DIFFUSION  
MAPS


MODIFIED PROCESS  
MAPS

SOI MAPS

HV DEPLETED  
MAPS

Historical message: STAR proved MAPS could work in colliders; ALPIDE/ITS2 made MAPS the technology of choice for large-area precision vertexing.

# Pixel-Detectors in Pixel-Size–Power Space



## Observed trends;

- Power / pixel spans more than 4 orders of magnitude across detector architectures.
- Pixel pitch alone does not determine power; timing, noise, digitization, buffering, radiation tolerance, and data transmission are often dominant.
- Per-link throughput commonly approaches practical limits of order  $10^8 - 10^9$  hit words or data items / second,
- At low occupancy, sparsified and event-driven readout use available bandwidth more efficiently than continuous full-frame readout.

| Domain          | Name                                   | Size of Pixel                                              | Power / Pixel                  |
|-----------------|----------------------------------------|------------------------------------------------------------|--------------------------------|
| HEP/ NP         | ALICE 3 Vertex Detector                | $\sim 10 \times 10 \mu\text{m}^2$ (R&D)                    | $< 0.05 \mu\text{W}$           |
|                 | ALICE 3 Middle/Outer tracker           | $\sim 50 \times 50 \mu\text{m}^2$ (concept)                | $\sim 0.75 - 1.25 \mu\text{W}$ |
|                 | ePIC Silicon Vertex-Tracking (EIC)     | $20 \times 22.5 \mu\text{m}^2$                             | $< 0.1 \mu\text{W}$            |
|                 | ALICE ITS2 (ALPIDE)                    | $27 \times 29 \mu\text{m}^2$                               | $\sim 0.3 - 0.4 \mu\text{W}$   |
|                 | ALICE ITS3 (MOSAIX)                    | $\sim 20 \mu\text{m}$ (18–22.5 $\mu\text{m}$ )             | $\sim 0.1 - 0.25 \mu\text{W}$  |
|                 | FCC-ee Vertex Detector                 | $\sim 25 \times 25 \mu\text{m}$ (concept)                  | $\sim 1 - 2 \mu\text{W}$       |
|                 | FCC-ee Tracking Detector               | CLD ( $50 \times 50 \mu\text{m}^2$ )                       | $\sim 2 - 3 \mu\text{W}$       |
|                 | RD53 / HL-LHC                          | $50 \times 50 \mu\text{m}^2 / 25 \times 100 \mu\text{m}^2$ | $\sim 50 - 150 \mu\text{W}$    |
|                 | ATLAS pixel (LHC / IBL era)            | $50 \times 250 \mu\text{m}^2$                              | $\sim 5 - 10 \mu\text{W}$      |
|                 | CMS pixel (Run-2/3)                    | $100 \times 150 \mu\text{m}^2$                             | $\sim 20 - 35 \mu\text{W}$     |
| Photon Science  | EIGER2                                 | $75 \times 75 \mu\text{m}^2$                               | $\sim 100 \mu\text{W}$         |
|                 | PILATUS3                               | $172 \times 172 \mu\text{m}^2$                             | $\sim 160 \mu\text{W}$         |
|                 | JUNGFRAU                               | $75 \times 75 \mu\text{m}^2$                               | $\sim 60 \mu\text{W}$          |
|                 | AGIPD (FEM/mod.-derived, XFEL)         | $200 \times 200 \mu\text{m}^2$                             | $\sim 450 - 600 \mu\text{W}$   |
|                 | UFXC                                   | $50 - 100 \mu\text{m}$ pitch                               | $\sim 10 - 50 \mu\text{W}$     |
|                 | Medipix3 / Medipix4                    | $55 \times 55 \mu\text{m}^2$                               | $\sim 5 - 20 \mu\text{W}$      |
|                 | Timepix3 / Timepix4                    | $55 \times 55 \mu\text{m}^2$                               | $\sim 10 - 50 \mu\text{W}$     |
| Astro-Physics   | NuSTAR (Caltech)                       | $600 \times 600 \mu\text{m}^2$                             | $\sim 50 - 200 \mu\text{W}$    |
|                 | HEXITEC (RAL)                          | $250 \times 250 \mu\text{m}^2$                             | $\sim 100 - 300 \mu\text{W}$   |
|                 | AstroPix                               | $\sim 130 \times 40 \mu\text{m}^2$                         | $\sim 1 - 10 \mu\text{W}$      |
|                 | DEPFET (eROSITA/Athena WFI)            | $\sim 100 \mu\text{m}$ (75–130 $\mu\text{m}$ ) pitch       | $\sim 10 - 50 \mu\text{W}$     |
| Medical Imaging | HCD (HxRG family)                      | IR: 18–36 $\mu\text{m}$ , X: $\sim 100 \mu\text{m}$        | $\sim 1 - 10 \mu\text{W}$      |
|                 | PCCT clin. CdTe/CZT – NAEOTOM $\alpha$ | 225 $\mu\text{m}$ (R&D: 150 $\mu\text{m}$ )                | $\sim 50 - 200 \mu\text{W}$    |
|                 | PCCT (R&D / Medipix-based)             | 55–110 $\mu\text{m}$ pitch                                 | $\sim 10 - 50 \mu\text{W}$     |
| Other           | Energy-integrating CT (legacy)         | mm-scale scintillator                                      | n/a                            |
|                 | SPAD arrays / SiPM pixels              | 10–50 $\mu\text{m}$ pitch                                  | $\sim 1 - 100 \mu\text{W}$     |

## Pixel detectors

**HEP-NP:** [1] CERN Yellow Rep. (2022–2024); [2] BNL ePIC SVT Indico, event 19823 (2023); [3] NIM A 824 (2016) 434; J. Phys. G 41 (2014) 087002; [5] CERN-LHCC-2022-012; [6] JINST 16 (2021) P02015; [7] EPJ ST 228 (2019) 261; [8] CERN-ACC-2018-0057; [9] arXiv:1911.12230; [10] EPJ Tech. Instrum. 10 (2023) 16; [11] CERN-LHCC-2010-013; [12] JINST 3 (2008) P07007; [13] CERN-LHCC-2012-016; [14] JINST 16 (2021) P02027; [15] NIM A 565 (2006) 188; [16] JINST 13 (2018) C01041; [17] NIM A 924 (2019) 217; [18] CERN-LHCC-2017-009; [19] CMS-TDR-014 (2017); [20] CERN-LHCC-2017-021; **Photon Science:** [21] Springer (2016); [22] NIM A 607 (2009) 247; [23] Dectris EIGER2 Docs (2020–2024); [24] JSR 13 (2006) 30; [25] Dectris PILATUS3 Specs (2016); [26] PSI JUNGFRAU TDR (2015); [27] JSR 25 (2018) 119; [28] NIM A 633 (2011) S11; [29] Front. Phys. 11 (2023) 1329378; [30] IEEE TNS 58 (2011) 2432; [31] JINST 9 (2014) C05026; [32] NIM A 581 (2007) 485; [33] JINST 8 (2013) C02016; [34] JINST 17 (2022) C01044; [35] CERN Medipix Docs; **Astrophysics:** [36] ApJ 770 (2013) 103; [37] NIM A 531 (2004) 18; [38] RAL HEXITEC Docs; [39] JINST 15 (2020) C01042; [40] AstroPix Reports (2020–2023); [41] A&A 588 (2016) A1; [42] NIM A 253 (1987) 365; [43] SPIE Press (Janesick); [44] Teledyne HxRG Docs; **Medical Imaging:** [45] Med. Phys. 40 (2013) 100901; [46] Radiology 289 (2018) 293; [47] Phys. Med. Biol. 52 (2007) 4679; [48] Radiology 298 (2021) 273; **Other:** [49] IEEE JSSC 43 (2008) 2977; [50] Phil. Trans. R. Soc. A 372 (2014) 20130100; [51] NIM A 926 (2019) 16; [52] Opt. Express 22 (2014) 17573

# Basic Principles of Operation of Detectors






# Operation of Semiconductor Radiation Detector 1

Ionization, transport and charge collection

Radiation deposits energy → electron-hole pairs are created

→ electric field separates and transports them

→ diffusion transports (recombination and trapping)



$x_0$  – depth (from top) where the electron-hole pair is generated

⊕ holes drift toward the top electrode (directed by the electric field)

⊖ electrons drift toward the bottom electrode (if  $x_0 < W$ , initially by field; below  $W$ , by diffusion)

$$|E(x)| = \begin{cases} |E(x)| = \frac{qN_D}{\epsilon_{Si}}(W - x) = |E|_{MAX} \left(1 - \frac{x}{W}\right) & \text{for } 0 < x \leq W \\ 0 & \text{for } W < x \leq d \end{cases}$$

$$W \approx \sqrt{\frac{2\epsilon_{Si}(V_{bi} - V_d)}{qN_D}} \quad \text{for } V_{bi} = \frac{kT}{q} \ln \frac{N_A N_D}{n_i^2}$$

$x$  – depth from top surface

$x_0$  – position of generation ( $0 \leq x_0 < d$ )

$W$  – depletion depth (edge of field)

$d$  – thickness of detector

$|E|_{max}$  – maximum field at  $p^+$  junction

$N_D$  – donor concentration in  $n$ -bulk

$$\phi(x) = \begin{cases} \phi(x) = \frac{qN_D}{\epsilon_{Si}} \left( Wx - \frac{x^2}{2} \right) = |E|_{MAX} \left( x - \frac{x^2}{2W} \right) & \text{for } 0 < x \leq W \\ \frac{|E|_{MAX} W}{2} & \text{for } W < x \leq d \end{cases}$$

# Operation of Semiconductor Radiation Detector 2

## Charge generation - ionization

Deposited energy is converted into mobile electron–hole pairs

$$N_{e,h} = \frac{E_{dep}}{w} \quad w \approx 3.6 \text{ eV}/e^-h^+$$

## Transport

At high field, add only verbally that velocity eventually saturates.

### Drift

- driven by electric field
- directed and fast
- reduced trapping and spreading

$$v_{e,h} = \mp \mu_{e,h} E$$

### Diffusion

- driven by concentration gradient
- random and slower
- produces lateral charge sharing


## Collection

Carriers terminate on electrodes, but the electrical signal begins while they are moving, not only when they arrive.


# Operation of Semiconductor Radiation Detector 3

**Signal induction** → physical electric field transports charge; how that motion is observed by particular electrode is defined by weighting field.


weighting potential is auxiliary Laplace solution





most of potential change occurs near E2




very weak sensitivity far from pixel center




electron pulse is concentrated near collection




weighting potential penetrates farther into bulk



broader lateral sensitivity at the same depth



signal develops over more of drift; hole motion contributes more strongly



Ex: pitch = 100 μm, d = 200 μm,  $w_{small} = 20$  μm,  $w_{large} = 70$  μm

$$i_k = qv \cdot E_{w,k}$$

$$v = qE$$

$$\Delta Q_k = -q (\phi_{w,k}(f) - \phi_{w,k}(i))$$

$i_k$ — instantaneous current induced on electrode  $k$   $q$ — moving carrier charge,  $v$ — instantaneous drift velocity of carrier,  $E_{w,k}$ — weighting field of electrode  $k$ ,  $Q_k$ — total induced charge on electrode  $k$ ,  $\phi_w(i)$ — weighting potential at where carrier is created,  $\phi_w(f)$ — weighting potential where the carrier disappears

# E-Field Engineering for Semiconductor Detectors 1

From depletion engineering to electrostatic potential engineering

## 1) p-n junction



electrons and holes diffuse across junction → potential barrier

Ex: P<sup>+</sup> E1 (-1 V) and P<sup>+</sup> E2 (-2V) with P<sup>++</sup> implants in N<sup>-</sup> layer ( $N_D = 10^{14} \text{ cm}^{-3}$ ) at 300 K) – thickness  $4 \mu\text{m}$ .

Applied electrode biases + space charge shape electrostatic potential → drift field transporting signal e<sup>-</sup>.

$$\nabla^2 \phi = -\frac{qN_D}{\epsilon_{\text{Si}}}$$

$$\phi_{A-A'}(y) = -2 + \frac{qN_D}{2\epsilon_{\text{Si}}}(y^2 - dy)$$



Entire N<sup>-</sup> acts as drift region guiding carriers to electrode of higher potential → e<sup>-</sup> drift towards E1, h<sup>+</sup> are collected by P implants.

How about current flow? for depleted N<sup>-</sup> layer, only leakage and transients.



$$\epsilon_{\text{Si}} = 11.7 \epsilon_0 (1.036 \times 10^{-12} \text{ F/cm}); V_T = \frac{kT}{q} = 25.9 \text{ mV}$$

## 2) Same type but different doping concentration

majority carriers diffuse to regions of lower concentrations → potential barrier

Ex: P<sup>+</sup> (-1 V) and P<sup>++</sup> (-2V) implants in P<sup>-</sup> layer ( $N_A = 10^{14} \text{ cm}^{-3}$ ) at 300 K).

To equalize Fermi level, electrostatic potential adjusts at thermal equilibrium.

$$\Delta \phi_{12} = \phi_2 - \phi_1 = V_T \ln \left( \frac{N_{A1}}{N_{A2}} \right)$$

• Barrier between P<sup>+</sup> and P<sup>-</sup>:

$$\Delta \phi_{P^+P^-} = V_T \ln \left( \frac{10^{17}}{10^{14}} \right) \approx 6.9 V_T$$

• Barrier between P<sup>-</sup> and P<sup>++</sup>:

$$\Delta \phi_{P^-P^{++}} = V_T \ln \left( \frac{10^{18}}{10^{14}} \right) \approx 9.2 V_T$$


P<sup>-</sup> region is electrostatically "boxed in" by 2 potential barriers for minority e<sup>-</sup>.

How about current flow?

• for undepleted, uniformly doped P<sup>-</sup> layer, current density is approximately:

$$J_p = q\mu_p N_A E \approx q\mu_p N_A \frac{\Delta V}{L} = \rho_p^{-1} \frac{\Delta V}{L} \approx \frac{1}{139L} \quad J_p \approx 7.2 \text{ A/cm}^2 \Big|_{L=10\mu\text{m}}$$

Holes are majority carriers everywhere, they drift through entire structure



# E-Field Engineering for Semiconductor Detectors 2

From field shaping to controlled charge storage and transfer

## 3) MOS structure - photogate



Electrically controlled potential well → storage well is primarily controlled dynamically by gate voltage

$$V_{PG} = V_{FB} + \psi_s - \frac{Q_s}{C_{ox}}$$

$$Q_d = -\sqrt{2q\epsilon_{Si}N_A\psi_s}$$

$V_{FB}$  = flat-band voltage,  
 $\psi_s$  = semiconductor surface potential,  
 $Q_s$  = semiconductor charge,  
 $C_{ox}$  = oxide capacitance per unit area.

Ex:  $V_{DD}=3.3\text{ V}$ ,  $V_{FD}\approx 2.8\text{ V}$ ,  $V_{BACK}=-2.0\text{ V}$ ;  
 integration:  $V_{PG}=2.5\text{ V}$ ,  $V_{TX}=0\text{ V}$ ;  
 transfer:  $V_{PG}=0.5\text{ V}$ ,  $V_{TX}=2.5\text{ V}$ .





Key limitation: Si-SiO<sub>2</sub> interface is part of active storage region → dark current and interface-state noise important.

## 4) Pinned PhotoDiode

Technological control of potential well → storage well is primarily defined by implanted doping profiles + pinned surface potential

Representative dimensions:

- P<sup>+</sup> pinning layer = 100 nm
- Buried N well = 0.8 μm
- Depleted P<sup>-</sup> epi = 5 μm
- TX gate length = 1.2 μm



PPD is coupled electrostatic structure in which implant profiles, surface pinning layer, transfer gate and floating diffusion are designed to yield storage and complete transfer  
 Result: low dark current, low image lag and low-noise charge transfer.

N. Teranishi, Y. Ishihara, and H. Shiraki, Japanese Patent JP 1,728,783, 1990

# E-Field Engineering for Semiconductor Detectors 2

Comparative: Photogate vs. Pinned PhotoDiode

| Photogate                                     | Pinned PhotoDiode                                        |
|-----------------------------------------------|----------------------------------------------------------|
| Potential well created mainly by gate voltage | Potential well created mainly by implants                |
| Charge stored close to oxide interface        | Charge stored below the surface                          |
| Well depth dynamically adjustable             | Surface potential pinned                                 |
| Interface dark current can be significant     | Surface dark current strongly suppressed                 |
| Transfer controlled by clocked gates          | Transfer controlled by dedicated transfer gate           |
| Voltage-defined storage                       | implant-defined storage with voltage-controlled transfer |

Photogates create charge-storage wells electrically;

Pinned PhotoDiodes embed well in doping profile and use gate only for controlled transfer.

# Introduction



CCD (1970)

THE ERA OF CHARGE TRANSFER

APS (1993)

THE BEGINNING OF A NEW ERA

MODERN MAPS

THE FUTURE OF IMAGING

# CCDs vs. MAPS: Charge Transfer vs. In-Pixel Readout

## CCDs

### Charge-domain signal transport

Signal charge is transferred pixel-to-pixel and converted at one or a few output nodes.

**Readout** mostly sequential

**Electronics in pixel** none

**Strengths** excellent uniformity, lowest read noise, large-area imaging

**Main limitation** serial charge transfer; clock complexity; transfer inefficiency especially after irradiation

## MAPS

### Local charge-to-voltage conversion



Charge is collected and converted locally; pixels are addressed through electrical interconnects.

**Readout** rolling shutter, global shutter, ROI or event-driven

**Electronics in pixel** analog front-end, discrimination, timing, memory, ADC, intelligence

**Strengths** parallelism, integration, speed, functionality, scalable systems

**Main limitation** pixel nonuniformity, analog/digital coupling, fill-factor trade-offs




# CCDs v.s. MAPS (CMOS Image Sensors) - 1

## CCD as a Bucket Brigade


Each bucket represents a potential well carrying collected charge

**Clocked transfer →**



Charge packets are shifted together by the clock phases

**Output node / ADC**




**CCD: Charge Moves**

# CCDs v.s. MAPS (CMOS Image Sensors) - 2

## APS / CMOS MAPS — Every Pixel Measures Its Own Charge

No bucket brigade. No charge transfer between pixels.




**MAPS: Charge Stays – Information Moves**

# CCDs v.s. MAPS (Origins of Si Pixel Tracking)


Before MAPS, CCDs proved that a fine-pitch silicon imager could also be an extraordinarily precise tracking detector.

## Historical Timeline:

- 1970 – CCD invented in Bell Labs (optical)
- 1981 – Particle tracking proposed
- 1981/1983 – CERN beam test
- 1984/1985 – ACCMOR NA32 (first tracking)
- 1987 SLD CCD VXD proposal
- 1990 VXD1 (120 Mpixels)





first charm decay seen with Si detector by ACCMOR Collaboration in 1984, using thin target followed by CCDs at 1 and 2 cm beyond (view along beam direction).




- 1990–1998 – SLD VXD2/VXD3
- 1992–95 VXD2
- 1996–98 VXD3 (307 Mpixels)
- 1998-2005 CPCCD, ISIS, thin ladder for future Linear Collider
- ~2000 GLCvertex, LCFI, US LC vertex collabs

## Emergence of MAPS




# CCDs v.s. MAPS (Turning Point)




# Families of MAPS Detectors



# Non-Depleted v.s. Depleted Q Collection Volume




# Small Electrode v.s. Large Electrode MAPS



# Role of Large Electrode in Charge Collection


## Small Collection Electrode



Generally electric field in p-on-n (/ n-on-p) sensor is not uniform in case of very small p-type (/n-type) implants separated by large lateral distance:

- potential pockets can be created,
- no electric field areas – thus no/slow charge collection from some regions

## Large Collection Electrode




Distribution of electric field can be improved by increasing effective sizes of implants:

- smaller distances between implantation islands may lead to shorts, especially if inversion / accumulation charge gets trapped at interface,
- large charge collection implants “steal” real estate from transistors in bulk MAPS and not deep internal electrode available.

# Overview of MAPS Detectors



# Early MAPS: Charge Collection by Diffusion (2000) 1



warmer color = higher potential for holes

**Key idea:** Thin, lightly doped p-type epitaxial layer of standard CMOS process serves as sensitive volume. Small n-well/p-epi diodes collect charge (e-).







**Strengths:**





- **Monolithic integration:** no bump bonding or separate sensor wafer → low material budget
- **Small pixel pitch:** typically 10–30  $\mu\text{m}$ .
- **Low input capacitance:** small collection diode → low noise (after CDS).
- **Commercial CMOS fabrication:** low cost and high yield, access to stitching.
- **Charge sharing:** supports spatial resolution better than binary pitch/ $\sqrt{12}$ .

**Main issues:**

- **Mostly undepleted epi-layer:** thermal diffusion dominates charge collection.
- **Slow and position-dependent collection:** increased recombination and trapping sensitivity → limited radiation tolerance ( $\text{TID} \approx 150 \text{ krad}$ ,  $\text{NIEL} > 10_{13} \text{ n}_{\text{eq}}/\text{cm}_2$ ) and timing performance.
- **Charge spreads over several neighboring pixels:** clusters produced → Q single diode ↘
- **Rolling-shutter or raster-scan readout:** long frame integration times and pile-up
- **Standard twin-well CMOS:** restricts full CMOS circuitry because PMOS n-wells compete for charge → limited choices of circuit solutions, i.e. 3T, 3TSB or 4T pixels.



- **Lack of amplification in pixel:** Fixed Pattern Noise dominating → frame CDS



# Early MAPS: Charge Collection by Diffusion (2000) 2

## Diffusion-Dominated Charge Collection: Why It Takes ~100 ns

For diffusion over a characteristic distance  $L$ :  $\langle r^2 \rangle = 2nDt$ ,



where  $n = \#$  dimensions; for 1D estimate:  $t_{\text{diff}} \sim \frac{L^2}{2D}$ .

For  $e^-$  in Si at RT:  $D_e = \mu_e \frac{kT}{q}$

and using:  $\mu_e \approx 1,350 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , and  $D_e \approx 35 \text{ cm}^2/\text{s}$ ,  
one gets:  $L = 20 \text{ } \mu\text{m} \Rightarrow t_{\text{diff}} \sim 57 \text{ ns}$ ,  $L = 30 \text{ } \mu\text{m} \Rightarrow t_{\text{diff}} \sim 130 \text{ ns}$ ,  
 $L = 40 \text{ } \mu\text{m} \Rightarrow t_{\text{diff}} \sim 230 \text{ ns}$ .


**Simulation type:**  
transient simulation  
of minority carrier  
density

Former DESSIS ISE-  
TCAD now Sentaurus  
Device Simulator  
(Synopsys)




# Early MAPS: Charge Collection by Diffusion (2000) 3

Diffusion-based MAPS went from sensor prototypes to working low-mass vertex detector at RHIC STAR



PXL detector around beam-pipe region



PXL ladder / flex cable

## PXL system scale

- 2 innermost layers at  $r = 2.8$  and  $8$  cm
- 10 sectors, 40 ladders / 400 sensors  $\approx 356$  million pixels
- $\approx 0.16$  m<sup>2</sup> active area, sensors thinned to  $50$   $\mu$ m
- Air cooling, low material  $\approx 0.37\%$   $X_0$  per layer
- Frame integration time (rolling shutter):  $185.6$   $\mu$ s

## Ultimate-2 (MIMOSA-28)


- $0.35$   $\mu$ m CMOS OPTO
- $20.7 \times 20.7$   $\mu$ m<sup>2</sup> pixels;  $928 \times 960$  matrix
- $50$   $\mu$ m sensor thickness
- ENC =  $10$ – $12$  e<sup>-</sup>; S/N  $\approx 30$ ,  $>99\%$  efficiency
- On-chip discrimination + sparsification

## What STAR demonstrated


- First large-scale thin-MAPS vertex detector at a collider
- $>99\%$  hit efficiency and  $\approx 4$   $\mu$ m single-point resolution
- Reliable operation with air cooling and ultra-low material
- Direct topological reconstruction of open-charm decays

## Why STAR needed MAPS

- Reconstruct displaced charm-hadron decay vertices ( $D^0 \rightarrow K^- \pi^+$ ,  $c\tau \approx 123$   $\mu$ m)
- Improve track pointing from millimeter scale to a few  $\times 10$   $\mu$ m
- Minimize multiple scattering with thin, air-cooled detector layers




Ultimate 2 die



Ultimate 2 layout diagram

Total Noise distributions



# Next Gen MAPS: Collection by Drift/Diffusion

**MIMOSA / Ultimate**  
diffusion MAPS



**STAR PXL**  
large-system proof



**Remaining limits**  
diffusion + rolling shutter




**TowerJazz CIS**  
HR epi + deep P-well

**STAR proved diffusion-based MAPS could deliver a low-mass, high-granularity vertex detector; the next step was to move from diffusion collection toward engineered depletion and full-CMOS pixels.**

## Technology evolution and bridge

- ALPIDE: localized depletion + diffusion in HR epi; much better than early MAPS but not optimal.
- RAL spearheaded TowerJazz deep implant modification.
- Deep p-well made full-CMOS pixel logic possible;  $\approx 40$  mW/cm<sup>2</sup>,  $\approx 5$   $\mu$ m resolution,  $>99\%$  efficiency.



ALICE ITS2 installed around beam-pipe region

## ITS2 system scale


- 7 cylindrical layers
- 24,120 ALPIDE chips
- $\approx 12.5$  billion pixels
- $\approx 10$  m<sup>2</sup> active area
- radii  $\approx 22$ –405 mm
- 50 – 100  $\mu$ m thick sensors
- $\approx 0.35\%$   $X_0$  inner layers
- Event time  $> 2$   $\mu$ s

## ALPIDE


- $15 \times 30$  mm<sup>2</sup> chip
- $512 \times 1,024$  pixels
- $29.24 \times 26.88$   $\mu$ m<sup>2</sup> pitch
- TowerJazz 180 nm CIS
- HR p-epi, deep p-well
- In-pixel amplification + discriminator
- Hit-driven sparse readout

## What ALPIDE demo'ed

- MAPS  $\rightarrow$  mainstream collider VXD technology
- NMOS/CMOS inside every pixel without n-well charge loss
- Continuous, sparse data-driven readout at low power
- LHC-compatible efficiency, fake-rate + radiation tolerance




7-layer ITS2 layout



## Why ALICE needed ALPIDE

- 50 kHz Pb–Pb continuous readout for Run 3/4 heavy-ion physics
- Improve impact-parameter resolution by  $\times 3$ –5 and extend tracking to very low pT
- Reduce material budget and enable a 10 m<sup>2</sup>, all-pixel silicon tracker






ALPIDE in-pixel circuitry; first time NMOS and PMOS transistors together

# Next Gen MAPS: Collection by Drift

## Key idea:

- Reverse-biased, high-resistivity p-type epitaxial layer forms sensitive volume.
- Low-dose deep n-type implant extends depletion beneath pixel circuitry and guides electrons to small n-well collection electrode;
- Deep p-well enables full CMOS circuitry without parasitic charge collection



ALPIDE standard process: partially depleted, mixed: diffusion and drift

180 nm → 65 nm

modified Tower process: substantially or fully depleted, predominantly drift-assisted collection

TPSCo 65 nm ISC CMOS (effectively 110 nm),

- ~10 μm epi layer, 7 metals, 300 mm wafers
- provides reticles stitching
- difficult design due to low  $g_m/g_{ds}$

## Comparison of radiation hardness

diffusion MAPS

TID ≈ 150 krad

NIEL ≈ 10<sup>13</sup> neq/cm<sup>2</sup>

Tower 180 nm MAPS

TID ≈ 2.7 Mrad

NIEL ≈ 1.7 × 10<sup>13</sup> neq/cm<sup>2</sup>

Tower 65 nm MAPS

TID > 10Mrad

NIEL ≈ 10<sup>14</sup>–10<sup>15</sup> neq/cm<sup>2</sup>

# MAPS: Drift-Assisted Charge Collection

- **Monolithic integration:** sensor, analog front end, discriminator and digital logic share the same silicon substrate, no bump bonding or separate sensor wafer → low material budget
- **Fine pitch and low material:** typically 10–30  $\mu\text{m}$ , retains principal mechanical and spatial-resolution benefits of early MAPS.
- **Low input capacitance:** depleted collection diode → capacitance of only a few femtofarads provides high charge-to-voltage gain, low noise and low analog power.

## Strengths:



- **High-resistivity epitaxial layer:** reverse substrate bias enlarges depleted sensitive volume.
- **Drift-assisted charge collection:** vertical and lateral electric fields reduce collection time and suppress long diffusion tails.
- **Deep p-well isolation:** PMOS n-wells are shielded from sensitive epitaxial layer, permitting full CMOS circuitry inside each pixel.
- **In-pixel amplification and discrimination:** enables data-driven sparse readout rather than frame-by-frame raster scanning.
- **Process compatibility:** depletion-enhancing implant can be added with little or no change to pixel circuitry and layout.

## Main issues:


- **Weak lateral field at pixel boundaries:** minimum of electric field near pixel corners → uneven charge collection.
- **Charge sharing versus timing:** existing trade off between having lateral fields (n-implant gaps) and reducing charge sharing
- **Small signal charge:** thin epitaxial layers generate only a few thousand electrons for a minimum-ionizing particle.
- **Low-voltage operation:** limited voltage headroom complicates low-noise analog front-end design.
- **Sensor–electronics coupling:** digital switching activity must be isolated.
- **Bias and implant optimization:** collection speed, breakdown voltage, capacitance and charge sharing depend strongly on electrode size, well spacing, backside bias and implant geometry.
- **Residual diffusion:** without additional depletion implant, carriers generated far from collection diode still rely on diffusion.
- **Geometry dependent radiation response:** trapping near low-field pixel corners..

# MAPS: Drift-Assisted Charge Collection


Drift-Domination reduces collection time to 20-30 ns





Diffusion MAPS  
broad cluster



Tower 180 nm  
compact drift focus




TPSCo 65 nm  
sharing tuned by implants




## Main visual contrast

- Diffusion MAPS: broad cluster + long collection tail ( $>100\text{ ns}$  scale).
- Field shaping in Tower/TPSCo: collection drift-assisted, faster and more compact.




# Depleted MAPS (DMAPS) called HV MAPS 1




- “High” Voltage add-ons (present in automotive, BCD process options) to be able to apply 50 – 200 V bias.
- “High” Resistivity substrate wafers ( $>100 \Omega\text{cm} - \text{k}\Omega\text{cm}$ )
- Combination of multiple deep and shallower nested wells (for shielding and relaxing electric fields) and full CMOS
- Backside Processing: thinning addition of back bias contact

**Available processes:**

- $L_{\min}$  typically  $>110\text{nm}$
- Typically smaller and carrying “specialized” processes foundries: AMS, LFoundry, XFAB




# Depleted MAPS (DMAPS) called HV MAPS 2



AMS  
(HV350/180)

- Substrate: up to 2k Ohm-cm
- Bias: > 60 – 100 V
- Gate Length: 350 nm / 180 nm
- Metal Stack: 3-6 metal layers
- No PMOS isolation




Lfoundry  
(LFA150)

- Substrate: > 2 kΩ·cm
- Bias: Voltages up to 280 V
- Gate Length: 150 nm,
- Metal Stack: Up to 7 metal layers
- Quadruple well (deep n-well and deep p-well), PMOS isolation
- Backside processing

# HV-MAPS/Large-Electrode DMAPS: Landscape

Large deep-n-well collection electrodes embed CMOS electronics in sensing node: fast drift collection, HV operation and scalable

## Large-electrode HV-CMOS principle



- HR p substrate + reverse HV bias create depleted sensitive volume.
  - Electrons drift to the deep n-well; shallow wells inside DNW host NMOS/PMOS circuitry.
  - Best for fast timing, radiation hardness and large-area systems; pays in capacitance / power / crosstalk.
- large Cdet, higher front-end power, digital-to-sensor coupling

**Applications: particle tracking, calorimetry, beam monitors and telescope systems**  
**Common: HR substrate • 60–400 V bias • nested wells • guard rings / field plates • full in-pixel analog + digital hit logic**

## Example of foundry path

### AMS HV350 / HV180

HV-MAPS concept; MuPix / ATLASPix roots; robust HV options.

### TSI 180 nm HV-CMOS

AstroPix v1–v4 / ATLASPix-derived designs; HV DNW; large-pixel spectroscopy.

### 2025–2026 migration

TSI/Bosch support ceased → AstroPix and MightyPix paths consider AMS and LFoundry options.

## Capability envelope

**What improves** full depletion, ns-scale drift, high rate, rad-hardness  
**What costs** large  $C_D$ , higher front-end power, digital-to-sensor coupling  
**Where used** Mu3e, LHCb Mighty Tracker, AMEGO-X / EIC BIC, beam monitors  
Large-electrode counterpart to small-electrode depleted MAPS such as ARCADIA.

## Representative implementations

### MuPix / Mu3e


50  $\mu\text{m}$  thin sensors  
 $\approx 1.1 \text{ m}^2$  system production accomplished

### AstroPix

TSI 180 nm  
 $500 \times 500 \mu\text{m}^2$  pixels  
space/EIC BIC, 500  $\mu\text{m}$  depletion goal

### MightyPix

LHCb Mighty Tracker  
30 MHz/cm<sup>2</sup>  
99% in 25 ns  
 $6 \times 10^{14} \text{ n}_{\text{eq}}/\text{cm}^2$




## Updated status message

- Platform spanning ultra-thin tracking, large-area calorimetry and high-rate monitors.
- Real Foundry risk: TSI enabled several prototypes, but future production needed migration to available HV-CMOS processes.
- Main design question today: how much electrode capacitance/power is acceptable for required timing, radiation and system area?

# ARCADIA: Fully Depleted Small-Electrode MAPS in LF 110

Process-centered view: backside depletion and low-voltage CMOS are combined in commercial imaging process.



**FIGURE 1**  
Detailed cross-section of the ARCADIA fully depleted CMOS sensor technology, depicting the arrangement of the pixel array and guard-ring terminations on the back-side (A). Embodiments of the technology for thicker sensors with backside lithography (B), for thinner sensors with maskless backside using a p<sup>+</sup> implantation (C), and a maskless option (C) using a p<sup>+</sup> starting substrate as a passive carrier (D).

## ARCADIA process cross-section: CMOS on top, backside junction and substrate bias underneath

### Key process idea:

- n-type high-resistivity substrate is sensitive volume; fully depleted active volume.
- p<sup>+</sup> backside implant, backside contact + guard rings → high negative backside bias.
- Full depletion grows from the backside toward the front-side CMOS.
- Collection electrode remains at low voltage → safe for standard thin-oxide CMOS.

### Different from large-electrode HV-CMOS

Electronics are not placed inside a large collecting deep n-well. Capacitance target is small-electrode-like, not O(100 fF).

### Different from ALPIDE

Sensitive volume is designed to be fully depleted. Charge transport is intended to be drift-dominated through thick silicon.

### LF11IS / LF 110 nm CIS

LF foundry 110 nm CMOS imaging.  
Six metal layers;  
1.2 V core CMOS.  
Deep p-well isolates NMOS/PMOS.  
Back thinning + B implant + laser anneal.  
Final active thickness demonstrated/planned from ≈100 to 500 µm.


ARCADIA occupies small-electrode fully depleted corner of the MAPS landscape: low capacitance and low power are pursued together with thick depleted silicon and fast drift collection

# Special Branch: MAPS in SOI Processes

Distinct branch of MAPS: CMOS electronics are fabricated in SOI device layer above buried oxide (BOX), while high-resistivity handle wafer forms depleted radiation sensor.

## 1) FD-SOI MAPS / SOIPIX

KEK SOIPIX • LAPIS 0.20  $\mu\text{m}$  low-leakage FD-SOI pixel process



**Key idea** thin 40 nm FD transistor layer is electrically isolated from thick, fully depleted sensor wafer

**Strengths** low collection capacitance • large S/N • complex in-pixel CMOS • backside processing and thinning


**Main issues** back-gate effect, BOX trapped charge/TID, circuit-sensor cross-talk

**Mitigations** Buried BPW/BNW, nested wells, Double-SOI shield, optimized backside treatment, FZ high-p wafers ...



Sources: Y. Arai, SOIPIX Status & Perspectives, CEPC 2018; M. Okihara et al., Lapis SOI Pixel Process, SOIPIX2015/arXiv:1511.05224;

## Common SOI detector principle



vias + implanted collection nodes connect sensor to pixels

## First MAPS were proposed in SOI processes

### Historical Timeline:

- 1980 – SOI CMOS technology matures (IBM, Honeywell, MIT-LL, etc.)
- 1990 – First discussions on monolithic SOI radiation detectors as an alternative to hybrid pixels
- 1990 – demonstration
- 2003-2005 – SOIPIX Collaboration OKI 0.20  $\mu\text{m}$  FD-SOI and first practical SOI monolithic pixel detector

### FD-SOI:


optimized detector wafer + thin FD logic

### PD-SOI/HV-SOI:

thicker active layer + isolation wells

Conceptually attractive for radiation hardness and HV operation, but largely superseded by the broader adoption of bulk CMOS MAPS.

## 2) PD-SOI / thick-film HV-SOI




**Key idea** use of partially depleted / thick active silicon and deep wells to isolate electronics from BOX charge and sensor bias

**Strengths** no back-gate sensitivity • thick active silicon • fast drift collection • high-voltage operation

**Main issues** scarce detector-suitable PD/HV-SOI processes + difficult customization of BOX contacts and deep buried wells, especially deep n-type implants.

**Mitigations** dedicated funding + collaboration with foundry for detector-process customization.



AI Deptuch, Patents US 9,437,771 B1 and US 9,923,017 B2


# Evolution of MAPS in SOI Processes

From first CERN RD19 concept to modern FD-SOI with implanted multi-layer shieldings and HV-/PD-SOI implementations.

## 1) OLD TIMES

CERN RD19  
/ IMEC

1991-1993



**Architecture:** HR handle wafer = depleted PIN sensor.  
**Processes:** SIMOX and laser/strip-heater ZMR; IMEC SOI CMOS on HR n-type silicon.  
**Demonstrated:** working CMOS circuits, sensor diodes + detector/amplifier arrays;  $I_{LEAK} \approx 5-20 \text{ nA/cm}^2 @ 100 \text{ V}$ .  
**Motivation:** Monolithic detector-electronics integration, full CMOS, 100% FF, low parasitics and fine pixel pitch.  
**Main issues:** back-gate + circuit-sensor cross-talk, SOI-MOSFET kink, process-induced sensor degradation.  
**Significance:** first demo of monolithic SOI integration of CMOS electronics with depleted HR sensor.




Dierickx et al., CERN RD19,  
IEEE TNS 40 (1993) 753.

## 2) MIDDLE AGES

BONN / X-FAB HV-SOI


2013-2016



Hemperek et al., NIM A 796 (2015) 8-12

**Architecture:** 180 nm thick-film HV-SOI with multi-well shielding between the BOX and CMOS electronics; XTBO1/02: 25/50/100  $\mu\text{m}$  pixels; small deep-n-well collection electrode; 3T analog readout.  
**Processes:** XFAB XT180 modified.  
**Demonstrated:** >200 V bias,  $\approx 40-50 \mu\text{m}$  depleted depth,  $C_D \approx 15 \text{ fF}$ ,  $\approx 30 \text{ e}^- \text{ ENC}$ ; charge collection retained after irradiation up to  $5 \times 10^{14} \text{ n.e./cm}^2$ ; after p-stop/p-field structures added  $I_{LEAK}$  reduced by  $\approx 10\times$  and  $V_{BD} > 300 \text{ V}$ .  
**Motivation:** full CMOS, 100% fill factor, no hybridization, low parasitics and narrow pixel pitch.  
**Main issues:** HV field optimization,  $I_{LEAK}$  control, breakdown margin and radiation-induced charge collection.  
**Significance:** commercial HV-SOI revived the SOI-MAPS concept for fast, radiation-tolerant depleted sensors.


x-section of XT018 process  
featuring deep trench isolation DTI



## 3) MODERN TIMES

KEK SOIPIX / LAPIS

2005-present




**Evolution**  
 Nested wells  $\rightarrow$  Double-SOI shielding  $\rightarrow$  Pinned Depleted Diode (PDD)  $\rightarrow$  Multiple buried wells (3 $\times$ BNW + 2 $\times$ BPW)  
 BPW1 - interface pinning; BPW2 - field shaping; BNW1 - buried channel; BNW2 - lateral drift; BNW3 - electrostatic shielding;  $n^+$  - low-capacitance sensing node  
**Architecture:** FD-SOI CMOS above fully depleted sensor with 3 BNWs, 2 BPWs and small  $n^+$  sensing node..  
**Processes:** Lapis 1P5M, 40 nm Si, 200 nm BOX, HR wafer.  
**Demonstrated:**  $\checkmark$  fully depleted thick sensor,  $\checkmark$  engineered 3-D potential,  $\checkmark$  charge from entire sensor volume,  $\checkmark$  very small  $C_D \approx 3.2 \text{ fF}$ ,  $\checkmark$  reduced crosstalk and  $I_{LEAK} = 56 \text{ pA/cm}^2 @ -35^\circ\text{C}$ ,  $\checkmark$  ENC  $\approx 11 \text{ e}^- \text{ rms}$ ,  $\checkmark$  200 eV FWHM @ 5.9 keV.  
**Motivation:** low-noise spectroscopy with strong CMOS shielding and efficient drift collection.  
**Main issues:** precise optimization of wells profiles and bias.  
**Significance:** buried implants become a primary tool for 3-D sensor electrostatic design.

Kamehama et al., Sensors 18, 27 (2018); Arai, KEK SOI Meeting 2026 34


# Bulk MAPS v.s. SOI MAPS

## Bulk MAPS






## Trade-off of biasing

- A** • P-well - back-side need to be biased “negatively” in cases A or B, (independent of presence or not of blanket n\_implants).
- B**
  - P-well and back-side both large negative → significant threshold shift of NMOS transistors, but low substrate current of majority carriers
  - Too small p-well negative voltage → increased substrate current of majority injected carriers



High barrier  
created and  
thick BOX  
reduces VTH  
shifts

## PDD SOI MAPS



# Advancement in Simulation and MAPS in EIC




# Comprehensive Simulations

## Particles interaction with silicon



40  $\mu\text{m}$  inactive + 10  $\mu\text{m}$  active Si with  
20x20  $\mu\text{m}^2$  pixels




10  $E_\gamma$  @ 80 keV

## Sensor Doping profile and E-field


### Semiconductor Process and Device Simulation

TCAD software solutions are key to developing new semiconductor processes and devices, dramatically reducing costs and time to market.



comprehensive suite of **Technology Computer-Aided Design (TCAD)**  
software tools to model semiconductor  
fabrication processes and device  
behaviors

Simple p-n structure



## Transport model + Detector Response



**Geometry Definition**  
Layout, materials

**GEANT4 Wrapper**  
position +  $E_{\text{dep}}$

**Signal Formation**  
Charge  $\rightarrow$  electrical signal

**Charge Transport**  
Drift, diffuse...

**Digitization**

Thr. Noise, Elec response


**Output**

w. ROOT

Generic simulation framework for  
semiconductor tracker and vertex detector  
which combines particle transport and  
detailed detector response simulation

# MAPS in EIC


Routing for data handling + services is problematic in highly granular detector system



ePIC SVT detector layout configuration  
(in total > 20B pixels, on ~ 10 m<sup>2</sup> of Si)


| Silicon Barrel Layers            |                        |                        |          |
|----------------------------------|------------------------|------------------------|----------|
|                                  | Radius [mm] (min, max) | Length [mm]            | X/X0 [%] |
| VX 1 (L0)                        | 36                     | 270                    | 0.05     |
| VX2 (L1)                         | 48                     | 270                    | 0.05     |
| VX3 (L2)                         | 120                    | 270                    | 0.05     |
| Sagitta1 (L3)                    | 270                    | 540                    | 0.25     |
| Sagitta2 (L4)                    | 420                    | 840                    | 0.55     |
| Silicon Hadron Endcap (wheels)   |                        |                        |          |
|                                  | Distance [cm]          | Radius [mm] (min, max) | X/X0 [%] |
| HD1                              | 25                     | (36.76, 230)           | 0.24     |
| HD2                              | 45                     | (36.76, 430)           | 0.24     |
| HD3                              | 70                     | (38.42, 430)           | 0.24     |
| HD4                              | 100                    | (54.43, 430)           | 0.24     |
| HD5                              | 135                    | (70.14, 430)           | 0.24     |
| Silicon Electron Endcap (wheels) |                        |                        |          |
|                                  | Distance [cm]          | Radius [mm] (min, max) | X/X0 [%] |
| ED1                              | -25                    | (36.76, 230)           | 0.24     |
| ED2                              | -45                    | (36.76, 430)           | 0.24     |
| ED3                              | -65                    | (36.76, 430)           | 0.24     |
| ED4                              | -90                    | (40.0614, 430)         | 0.24     |
| ED5                              | -115                   | (46.3529, 430)         | 0.24     |

Monolithic Active Pixel Sensors (MAPS)  
- based Si Vertex and  
Tracking Detector



courtesy of Roland Wimmer

Electron-Ion collider ePIC Detector





Large area MAPS sensor  
thinned and bend to form  
fragments of cylinders

# Conclusions: Design Space, Not Single Detector

The historical trend is from passive charge diffusion to engineered electrostatics, sparse readout, and system-level optimization.

main idea - evolution



## 1 Physics first

Electric field transports charge; weighting field defines signal. Drift, diffusion, trapping and capacitance decide usable pulse.

## 2 Electrostatics is the technology

Implants, wells, bias and geometry sculpt the potential landscape. Modern MAPS are designed as 3-D electrostatic structures.

## 3 No universal best pixel

Small electrode: low C, low noise, low power. Large electrode: fastest drift and strongest radiation tolerance.

## 4 The system chooses

Vertexing, timing, X-rays and trackers optimize different figures of merit. Bandwidth, cooling, material and services are as important as pixels.